请登录

免费注册
全部商品
电子元器件
方案中心
工业品
PDF资料
购物车 0
上传BOM

产品分类

找货询价

一对一服务 找料无忧

专属客服

服务时间

周一 - 周六 9:00-18:00

QQ咨询

一对一服务 找料无忧

专属客服

服务时间

周一 - 周六 9:00-18:00

会员中心
购物车
技术支持

一对一服务 找料无忧

专属客服

服务时间

周一 - 周六 9:00-18:00

售后咨询

一对一服务 找料无忧

专属客服

服务时间

周一 - 周六 9:00-18:00

9ZXL1530

型号：

9ZXL1530

品牌：

IDT[ INTEGRATED DEVICE TECHNOLOGY ]

页数：

19 页

PDF大小：

227 K

下载PDF手册
DATASHEET  
15-OUTPUT DB1900Z LOW-POWER DERIVATIVE  
9ZXL1530  
Description  
Features/Benefits  
The 9ZXL1530 is a 15-output version of the Intel DB1900Z  
Differential Buffer utilizing Low-Power HCSL (LP-HCSL)  
outputs to reduce power consumption more than 50% from  
the original IDT9ZX21501. It is suitable for PCI-Express  
Gen1/2/3 or QPI/UPI applications, and uses a fixed external  
feedback to maintain low drift for demanding QPI/UPI  
applications.  
• Fixed feedback path; 0ps input-to-output delay  
• 9 Selectable SMBus addresses; Multiple devices can  
share same SMBus segment  
• Separate VDDIO for outputs; allows maximum power  
savings  
• PLL or bypass mode; PLL can dejitter incoming clock  
• Selectable PLL BW; minimizes jitter peaking in  
downstream PLL's  
Recommended Application  
Buffer for Romley, Grantley and Purley Servers  
• Spread spectrum compatible; tracks spreading input  
clock for EMI reduction  
• SMBus Interface; unused outputs can be disabled  
Key Specifications  
• Cycle-to-cycle jitter: < 50ps  
• 100MHz & 133.33MHz PLL mode; Legacy QPI/UPI  
support  
• Output-to-output skew: <65ps  
• Input-to-output delay: Fixed at 0 ps  
• Input-to-output delay variation: <50ps  
• Phase jitter: PCIe Gen3 < 1ps rms  
• Phase jitter: QPI 9.6GB/s < 0.2ps rms  
• Differential outputs are Low/Low in power down;  
Maximum power savings  
Output Features  
• 15 - LP-HCSL Differential Output Pairs  
Block Diagram  
FBOUT_NC  
DIF(14:0)  
Z-PLL  
(SS Compatible)  
DIF_IN  
DIF_IN#  
HIBW_BYPM_LOBW#  
100M_133M#  
CKPWRGD/PD#  
SMB_A0_tri  
Logic  
SMB_A1_tri  
SMBDAT  
SMBCLK  
IDT® 15-OUTPUT DB1900Z LOW-POWER DERIVATIVE  
1
9ZXL1530  
REV D 112015  
9ZXL1530  
15-OUTPUT DB1900Z LOW-POWER DERIVATIVE  
Pin Configuration  
64 63 62 61 60 59 58 57 56 55 54 53 52 51 50 49  
VDDA  
GNDA  
100M_133M#  
HIBW_BYPM_LOBW#  
CKPWRGD_PD#  
GND  
VDDIO  
GND  
DIF_9#  
DIF_9  
DIF_8#  
DIF_8  
48  
47  
46  
45  
44  
43  
1
2
3
4
5
6
VDDR  
DIF_IN  
DIF_IN#  
GND  
VDD  
7
8
9
10  
11  
12  
13  
14  
15  
16  
42  
41  
40  
39  
38  
37  
36  
35  
34  
33  
9ZXL1530  
DIF_7#  
DIF_7  
DIF_6#  
DIF_6  
VDDIO  
GND  
SMB_A0_tri  
SMBDAT  
SMBCLK  
SMB_A1_tri  
FBOUT_NC#  
FBOUT_NC  
GND  
DIF_5#  
DIF_5  
17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32  
Note: Pins with ^ prefix have internal 120K pullup  
Pins with v prefix have internal 120K pulldowm  
Power Management Table  
Inputs  
Outputs  
FBOUT_NC/  
Control Bits  
SMBus  
DIF_IN/  
DIF_IN#  
DIF_x/  
DIF_x#  
PLL State  
CKPWRGD_PD#  
EN bit  
FBOUT_NC#  
0
X
X
0
1
Low/Low  
Low/Low  
Running  
Low/Low  
Running  
Running  
OFF  
ON  
ON  
1
Running  
Power Connections  
PLL Operating Mode  
Pin Number  
VDDIO  
HiBW_BypM_LoBW# Byte0, bit (7:6)  
Description  
VDD  
1
7
GND  
2
6
Low ( PLL Low BW)  
Mid (Bypass)  
00  
01  
Analog PLL  
Analog Input  
High (PLL High BW)  
11  
16,20,25,32,3  
5,42,47,52,57  
,64  
NOTE: PLL is off in Bypass mode  
19,31,36,48,51  
,63  
26, 41, 58  
DIF clocks  
Tri-Level Input Thresholds  
Level  
Low  
Mid  
Voltage  
<0.8V  
1.2<Vin<1.8V  
Vin > 2.2V  
Functionality at Power-up (PLL mode)  
DIF_IN  
(MHz)  
100.00  
133.33  
DIFx  
(MHz)  
DIF_IN  
DIF_IN  
100M_133M#  
High  
1
0
IDT® 15-OUTPUT DB1900Z LOW-POWER DERIVATIVE  
2
9ZXL1530  
REV D 112015  
9ZXL1530  
15-OUTPUT DB1900Z LOW-POWER DERIVATIVE  
Pin Descriptions  
PIN #  
PIN NAME  
TYPE  
DESCRIPTION  
1
2
VDDA  
GNDA  
PWR 3.3V power for the PLL core.  
PWR Ground pin for the PLL core.  
3.3V Input to select operating frequency  
See Functionality Table for Definition  
Trilevel input to select High BW, Bypass or Low BW mode.  
See PLL Operating Mode Table for Details.  
Notifies device to sample latched inputs and start up on first high assertion, or exit Power Down Mode on  
subsequent assertions. Low enters Power Down Mode.  
3
4
100M_133M#  
IN  
HIBW_BYPM_LOBW#  
IN  
IN  
5
6
7
CKPWRGD_PD#  
GND  
PWR Ground pin.  
3.3V power for differential input clock (receiver). This VDD should be treated as an analog power rail and  
filtered appropriately.  
VDDR  
PWR  
8
9
DIF_IN  
DIF_IN#  
IN  
IN  
0.7 V Differential TRUE input  
0.7 V Differential Complementary Input  
SMBus address bit. This is a tri-level input that works in conjunction with the SMB_A1 to decode 1 of 9 SMBus  
Addresses.  
10 SMB_A0_tri  
IN  
11 SMBDAT  
12 SMBCLK  
I/O  
IN  
Data pin of SMBUS circuitry, 5V tolerant  
Clock pin of SMBUS circuitry, 5V tolerant  
SMBus address bit. This is a tri-level input that works in conjunction with the SMB_A0 to decode 1 of 9 SMBus  
Addresses.  
Complementary half of differential feedback output. This pin should NOT be connected to anything outside the  
chip. It exists to provide delay path matching to get 0 propagation delay.  
True half of differential feedback output. This pin should NOT be connected to anything outside the chip. It  
exists to provide delay path matching to get 0 propagation delay.  
13 SMB_A1_tri  
14 FBOUT_NC#  
15 FBOUT_NC  
IN  
OUT  
OUT  
16 GND  
PWR Ground pin.  
17 DIF_0  
18 DIF_0#  
19 VDDIO  
20 GND  
OUT 0.7V differential true clock output  
OUT 0.7V differential Complementary clock output  
PWR Power supply for differential outputs  
PWR Ground pin.  
21 DIF_1  
22 DIF_1#  
23 DIF_2  
24 DIF_2#  
25 GND  
OUT 0.7V differential true clock output  
OUT 0.7V differential Complementary clock output  
OUT 0.7V differential true clock output  
OUT 0.7V differential Complementary clock output  
PWR Ground pin.  
26 VDD  
PWR Power supply, nominal 3.3V  
OUT 0.7V differential true clock output  
OUT 0.7V differential Complementary clock output  
OUT 0.7V differential true clock output  
OUT 0.7V differential Complementary clock output  
PWR Power supply for differential outputs  
PWR Ground pin.  
27 DIF_3  
28 DIF_3#  
29 DIF_4  
30 DIF_4#  
31 VDDIO  
32 GND  
IDT® 15-OUTPUT DB1900Z LOW-POWER DERIVATIVE  
3
9ZXL1530  
REV D 112015  
9ZXL1530  
15-OUTPUT DB1900Z LOW-POWER DERIVATIVE  
Pin Descriptions (cont.)  
PIN #  
PIN NAME  
TYPE  
DESCRIPTION  
33 DIF_5  
34 DIF_5#  
35 GND  
OUT 0.7V differential true clock output  
OUT 0.7V differential Complementary clock output  
PWR Ground pin.  
36 VDDIO  
37 DIF_6  
38 DIF_6#  
39 DIF_7  
40 DIF_7#  
41 VDD  
PWR Power supply for differential outputs  
OUT 0.7V differential true clock output  
OUT 0.7V differential Complementary clock output  
OUT 0.7V differential true clock output  
OUT 0.7V differential Complementary clock output  
PWR Power supply, nominal 3.3V  
42 GND  
PWR Ground pin.  
43 DIF_8  
44 DIF_8#  
45 DIF_9  
46 DIF_9#  
47 GND  
OUT 0.7V differential true clock output  
OUT 0.7V differential Complementary clock output  
OUT 0.7V differential true clock output  
OUT 0.7V differential Complementary clock output  
PWR Ground pin.  
48 VDDIO  
49 DIF_10  
50 DIF_10#  
51 VDDIO  
52 GND  
PWR Power supply for differential outputs  
OUT 0.7V differential true clock output  
OUT 0.7V differential Complementary clock output  
PWR Power supply for differential outputs  
PWR Ground pin.  
53 DIF_11  
54 DIF_11#  
55 DIF_12  
56 DIF_12#  
57 GND  
OUT 0.7V differential true clock output  
OUT 0.7V differential Complementary clock output  
OUT 0.7V differential true clock output  
OUT 0.7V differential Complementary clock output  
PWR Ground pin.  
58 VDD  
PWR Power supply, nominal 3.3V  
59 DIF_13  
60 DIF_13#  
61 DIF_14  
62 DIF_14#  
63 VDDIO  
64 GND  
OUT 0.7V differential true clock output  
OUT 0.7V differential Complementary clock output  
OUT 0.7V differential true clock output  
OUT 0.7V differential Complementary clock output  
PWR Power supply for differential outputs  
PWR Ground pin.  
IDT® 15-OUTPUT DB1900Z LOW-POWER DERIVATIVE  
4
9ZXL1530  
REV D 112015  
9ZXL1530  
15-OUTPUT DB1900Z LOW-POWER DERIVATIVE  
Absolute Maximum Ratings  
Stresses above the ratings listed below can cause permanent damage to the 9ZXL1530. These ratings, which are standard  
values for IDT commercially rated parts, are stress ratings only. Functional operation of the device at these or any other  
conditions above those indicated in the operational sections of the specifications is not implied. Exposure to absolute  
maximum rating conditions for extended periods can affect product reliability. Electrical parameters are guaranteed only over  
the recommended operating temperature range.  
PARAMETER  
SYMBOL  
CONDITIONS  
UNITS NOTES  
MIN  
TYP  
MAX  
4.6  
4.6  
3.3V Core Supply Voltage  
3.3V Logic Supply Voltage  
I/O Supply Voltage  
VDDA, R  
VDD  
VDDIO  
VIL  
V
V
V
V
1,2  
1,2  
1,2  
1
4.6  
Input Low Voltage  
GND-0.5  
Input High Voltage  
Input High Voltage  
Storage Temperature  
Junction Temperature  
Input ESD protection  
VIH  
Except for SMBus interface  
SMBus clock and data pins  
VDD+0.5V  
5.5V  
V
V
°C  
°C  
V
1
VIHSM B  
1
1
1
1
Ts  
Tj  
ESD prot  
-65  
150  
125  
Human Body Model  
2000  
1Guaranteed by design and characterization, not 100% tested in production.  
2 Operation under these conditions is neither implied nor guaranteed.  
Electrical Characteristics–DIF_IN Clock Input Parameters  
TA = TCOM; Supply Voltage VDD/VDDA = 3.3 V +/-5%, VDDIO = 1.05 to 3.3V +/-5%. See Test Loads for Loading Conditions  
PARAMETER  
SYMBOL  
CONDITIONS  
MIN  
TYP  
MAX  
UNITS NOTES  
Input Crossover Voltage -  
DIF_IN  
VCROSS  
Cross Over Voltage  
150  
900  
mV  
1
Input Swing - DIF_IN  
Input Slew Rate - DIF_IN  
Input Leakage Current  
Input Duty Cycle  
VSWING  
dv/dt  
IIN  
Differential value  
Measured differentially  
300  
0.4  
-5  
mV  
V/ns  
uA  
1
8
5
1,2  
VIN = VDD , VIN = GND  
dtin  
Measurement from differential wavefrom  
45  
0
55  
125  
%
1
1
Input Jitter - Cycle to Cycle  
JDIFIn  
Differential Measurement  
ps  
1 Guaranteed by design and characterization, not 100% tested in production.  
2Slew rate measured through +/-75mV window centered around differential zero  
IDT® 15-OUTPUT DB1900Z LOW-POWER DERIVATIVE  
5
9ZXL1530  
REV D 112015  
9ZXL1530  
15-OUTPUT DB1900Z LOW-POWER DERIVATIVE  
Electrical Characteristics–Input/Supply/Common Output Parameters  
TA = TCOM; Supply Voltage VDD/VDDA = 3.3 V +/-5%, VDDIO = 1.05 to 3.3V +/-5%. See Test Loads for Loading Conditions  
PARAMETER  
Ambient Operating  
Temperature  
SYMBOL  
TCOM  
CONDITIONS  
MIN  
0
TYP  
MAX  
70  
UNITS NOTES  
Commmercial range  
°C  
V
1
1
Single-ended inputs, except SMBus, low threshold  
and tri-level inputs  
Single-ended inputs, except SMBus, low threshold  
VIH  
V
DD + 0.3  
Input High Voltage  
Input Low Voltage  
2
VIL  
IIN  
GND - 0.3  
-5  
0.8  
5
V
1
1
and tri-level inputs  
Single-ended inputs, VIN = GND, VIN = VDD  
uA  
Single-ended inputs  
VIN = 0 V; Inputs with internal pull-up resistors  
VIN = VDD; Inputs with internal pull-down resistors  
Input Current  
IINP  
-200  
200  
uA  
1
F
VDD = 3.3 V, Bypass mode  
VDD = 3.3 V, 100MHz PLL mode  
VDD = 3.3 V, 133.33MHz PLL mode  
33  
90  
150  
110  
147  
7
MHz  
MHz  
MHz  
nH  
2
2
ibyp  
Input Frequency  
Pin Inductance  
Capacitance  
Fip ll  
Fip ll  
100.00  
133.33  
120  
2
Lpin  
1
CIN  
CINDIF_IN  
Logic Inputs, except DIF_IN  
1.5  
1.5  
5
pF  
1
DIF_IN differential clock inputs  
2.7  
pF  
1,4  
COUT  
Output pin capacitance  
6
pF  
1
From VDD Power-Up and after input clock  
stabilization or de-assertion of PD# to 1st clock  
TSTAB  
Clk Stabilization  
1
ms  
1,2  
Input SS Modulation  
Frequency  
Allowable Frequency  
(Triangular Modulation)  
fMODIN  
30  
33  
kHz  
us  
1
DIF output enable after  
PD# de-assertion  
tDRVPD  
Tdrive_PD#  
300  
1,3  
Tfall  
tF  
tR  
Fall time of control inputs  
5
5
ns  
ns  
V
1,2  
1,2  
1
Trise  
Rise time of control inputs  
VILSMB  
VIHSM B  
VOL SMB  
IPULLUP  
VDDSMB  
tRSMB  
SMBus Input Low Voltage  
SMBus Input High Voltage  
SMBus Output Low Voltage  
SMBus Sink Current  
Nominal Bus Voltage  
SCLK/SDATA Rise Time  
SCLK/SDATA Fall Time  
0.8  
VDDSMB  
0.4  
2.1  
V
1
@ IPULLUP  
@ VOL  
V
mA  
V
ns  
ns  
1
1
4
3V to 5V +/- 10%  
(Max VIL - 0.15) to (Min VIH + 0.15)  
(Min VIH + 0.15) to (Max VIL - 0.15)  
2.7  
5.5  
1000  
300  
1
1
tFSMB  
1
SMBus Operating Frequency  
fMINSM B  
Minimum SMBus operating frequency  
100  
kHz  
1,5  
1Guaranteed by design and characterization, not 100% tested in production.  
2Control input must be monotonic from 20% to 80% of input swing.  
3Time from deassertion until outputs are >200 mV  
4DIF_IN input  
5The differential input clock must be running for the SMBus to be active  
IDT® 15-OUTPUT DB1900Z LOW-POWER DERIVATIVE  
6
9ZXL1530  
REV D 112015  
9ZXL1530  
15-OUTPUT DB1900Z LOW-POWER DERIVATIVE  
Electrical Characteristics–DIF 0.7V Low Power Differential Outputs  
TA = TCOM; Supply Voltage VDD/VDDA = 3.3 V +/-5%, VDDIO = 1.05 to 3.3V +/-5%. See Test Loads for Loading Conditions  
PARAMETER  
SYMBOL  
Trf  
CONDITIONS  
MIN  
1
TYP  
MAX UNITS NOTES  
Slew rate  
Slew rate matching  
Scope averaging on  
Slew rate matching.  
3
7.6  
4
1, 2, 3  
1, 2, 4  
V/ns  
%
Trf  
20  
∆
Statistical measurement on single-ended signal  
using oscilloscope math function. (Scope averaging  
on)  
Voltage High  
VHigh  
660  
757  
850  
1
mV  
Voltage Low  
VLow  
-150  
16  
150  
1
Max Voltage  
Min Voltage  
Vswing  
Vmax  
Vmin  
Vswing  
Measurement on single ended signal using absolute  
value. (Scope averaging off)  
Scope averaging off  
857  
-36  
1150  
1
1
1, 2  
1, 5  
1, 6  
mV  
-300  
300  
300  
mV  
mV  
mV  
Crossing Voltage (abs)  
Crossing Voltage (var)  
Vcross_abs  
Scope averaging off  
Scope averaging off  
469  
14  
Ω
550  
140  
∆
-Vcross  
1Guaranteed by design and characterization, not 100% tested in production. CL = 2pF with RS = 27 for Zo = 85 differential trace  
Ω
impedance.  
2 Measured from differential waveform  
3 Slew rate is measured through the Vswing voltage range centered around differential 0V. This results in a +/-150mV window around  
differential 0V.  
4 Matching applies to rising edge rate for Clock and falling edge rate for Clock#. It is measured using a +/-75mV window centered on the  
average cross point where Clock rising meets Clock# falling. The median cross point is used to calculate the voltage thresholds the  
oscilloscope is to use for the edge rate calculations.  
5 Vcross is defined as voltage where Clock = Clock# measured on a component test board and only applies to the differential rising edge (i.e.  
Clock rising and Clock# falling).  
6 The total variation of all Vcross measurements in any particular system. Note that this is a subset of Vcross_min/max (Vcross absolute)  
allowed. The intent is to limit Vcross induced modulation by setting -Vcross to be smaller than Vcross absolute.  
∆
Electrical Characteristics–Current Consumption  
TA = TCOM; Supply Voltage VDD/VDDA = 3.3 V +/-5%, VDDIO = 1.05 to 3.3V +/-5%. See Test Loads for Loading Conditions  
PARAMETER  
SYMBOL  
IDDVDD  
IDDVDDA/R  
IDDVDDIO  
CONDITIONS  
MIN  
TYP  
MAX  
UNITS NOTES  
All outputs active @100MHz, CL = 2pF;  
All outputs active @100MHz, CL = 2pF;  
All outputs active @100MHz, CL = 2pF;  
mA  
mA  
mA  
mA  
mA  
mA  
1
1
1
1
1
1
23  
15  
40  
20  
150  
4
7
0.5  
Operating Supply Current  
124  
2.2  
4.9  
0.16  
IDDVDDPD  
IDDVDDA/RPD  
IDDVDDIOPD  
All differential pairs low-low  
All differential pairs low-low  
All differential pairs low-low  
Powerdown Current  
1Guaranteed by design and characterization, not 100% tested in production.  
IDT® 15-OUTPUT DB1900Z LOW-POWER DERIVATIVE  
7
9ZXL1530  
REV D 112015  
9ZXL1530  
15-OUTPUT DB1900Z LOW-POWER DERIVATIVE  
Electrical Characteristics–Skew and Differential Jitter Parameters  
TA = TCOM; Supply Voltage VDD/VDDA = 3.3 V +/-5%, VDDIO = 1.05 to 3.3V +/-5%. See Test Loads for Loading Conditions  
PARAMETER  
SYMBOL  
tSPO_PLL  
CONDITIONS  
Input-to-Output Skew in PLL mode  
nominal value @ 25°C, 3.3V  
MIN  
-100  
TYP  
-44  
MAX  
100  
UNITS NOTES  
CLK_IN, DIF[x:0]  
ps  
ns  
ps  
1,2,4,5,8  
1,2,3,5,8  
1,2,3,5,8  
Input-to-Output Skew in Bypass mode  
nominal value @ 25°C, 3.3V  
Input-to-Output Skew Varation in PLL mode  
across voltage and temperature  
CLK_IN, DIF[x:0]  
CLK_IN, DIF[x:0]  
tPD_BYP  
2.5  
-50  
3.6  
-2  
4.5  
50  
tDSPO_PLL  
Input-to-Output Skew Varation in Bypass mode  
across temperature for a given voltage  
CLK_IN, DIF[x:0]  
CLK_IN, DIF[x:0]  
CLK_IN, DIF[x:0]  
DIF{x:0]  
tDSPO_BYP  
-250  
250  
5
ps  
1,2,3,5,8  
1,2,3,5,8  
1,2,3,5,8  
1,2,3,8  
Random Differential Tracking error beween two  
9ZX devices in Hi BW Mode  
ps  
(rms)  
tDTE  
3
Random Differential Spread Spectrum Tracking  
error beween two 9ZX devices in Hi BW Mode  
tDSSTE  
15  
45  
75  
65  
ps  
Output-to-Output Skew across all outputs  
(Common to Bypass and PLL mode)  
LOBW#_BYPASS_HIBW = 1  
tSKEW_ALL  
ps  
PLL Jitter Peaking  
PLL Jitter Peaking  
PLL Bandwidth  
PLL Bandwidth  
Duty Cycle  
jpeak-hibw  
jpeak-lobw  
pllHIBW  
pllLOBW  
tDC  
0
0
1.75  
0.75  
2.5  
2
dB  
dB  
7,8  
7,8  
8,9  
8,9  
1
LOBW#_BYPASS_HIBW = 0  
LOBW#_BYPASS_HIBW = 1  
LOBW#_BYPASS_HIBW = 0  
2
3.33  
4
MHz  
MHz  
%
0.7  
45  
1.18  
1.4  
55  
Measured differentially, PLL Mode  
Measured differentially, Bypass Mode  
@100MHz  
50.4%  
Duty Cycle Distortion  
Jitter, Cycle to cycle  
tDCD  
-2  
0
2
%
1,10  
PLL mode  
Additive Jitter in Bypass Mode  
24  
0
50  
50  
ps  
ps  
1,11  
1,11  
tjcyc-cyc  
Notes for preceding table:  
1
Measured into fixed 2 pF load cap. Input to output skew is measured at the first output edge following the corresponding input.  
Measured from differential cross-point to differential cross-point. This parameter can be tuned with external feedback path, if present.  
All Bypass Mode Input-to-Output specs refer to the timing between an input edge and the specific output edge created by it.  
2
3
4 This parameter is deterministic for a given device  
5
Measured with scope averaging on to find mean value.  
6.t is the period of the input clock  
7 Measured as maximum pass band gain. At frequencies within the loop BW, highest point of magnification is called PLL jitter peaking.  
8.  
Guaranteed by design and characterization, not 100% tested in production.  
9
Measured at 3 db down or half power point.  
10 Duty cycle distortion is the difference in duty cycle between the output and the input clock when the device is operated in bypass mode.  
11 Measured from differential waveform  
IDT® 15-OUTPUT DB1900Z LOW-POWER DERIVATIVE  
8
9ZXL1530  
REV D 112015  
9ZXL1530  
15-OUTPUT DB1900Z LOW-POWER DERIVATIVE  
Electrical Characteristics–Phase Jitter Parameters  
TA = TCOM; Supply Voltage VDD/VDDA = 3.3 V +/-5%, VDDIO = 1.05 to 3.3V +/-5%. See Test Loads for Loading Conditions  
PARAMETER  
SYMBOL  
tjphPCIeG1  
CONDITIONS  
PCIe Gen 1  
PCIe Gen 2 Lo Band  
10kHz < f < 1.5MHz  
MIN  
TYP  
30.1  
MAX  
86  
UNITS  
ps (p-p)  
ps  
(rms)  
ps  
(rms)  
ps  
(rms)  
ps  
(rms)  
ps  
(rms)  
ps  
Notes  
1,2,3  
1.0  
1.7  
3
3.1  
1
1,2  
1,2  
tjphPCIeG2  
PCIe Gen 2 High Band  
1.5MHz < f < Nyquist (50MHz)  
PCIe Gen 3  
tjphPCIeG3  
0.38  
0.18  
0.13  
1,2,4  
1,5  
Phase Jitter, PLL Mode  
(PLL BW of 2-4MHz, CDR = 10MHz)  
QPI & SMI  
(100MHz or 133MHz, 4.8Gb/s, 6.4Gb/s 12UI)  
QPI & SMI  
0.5  
0.3  
tjphQPI_SMI  
1,5  
(100MHz, 8.0Gb/s, 12UI)  
QPI & SMI  
(100MHz, 9.6Gb/s, 12UI)  
0.10  
0.00  
0.01  
0.2  
10  
1,5  
(rms)  
tjphPCIeG1  
PCIe Gen 1  
PCIe Gen 2 Lo Band  
10kHz < f < 1.5MHz  
ps (p-p)  
ps  
(rms)  
ps  
(rms)  
ps  
(rms)  
ps  
(rms)  
ps  
(rms)  
ps  
1,2,3  
1,2,6  
0.3  
tjphPCIeG2  
PCIe Gen 2 High Band  
1.5MHz < f < Nyquist (50MHz)  
PCIe Gen 3  
0.00  
0.00  
0.12  
0.00  
0.00  
0.7  
1,2,6  
1,2,4,6  
1,5,6  
0.3  
AdditivePhase Jitter,  
tjphPCIeG3  
(PLL BW of 2-4MHz, CDR = 10MHz)  
QPI & SMI  
(100MHz or 133MHz, 4.8Gb/s, 6.4Gb/s 12UI)  
QPI & SMI  
Bypass mode  
0.3  
0.1  
0.1  
tjphQPI_SMI  
1,5,6  
(100MHz, 8.0Gb/s, 12UI)  
QPI & SMI  
(100MHz, 9.6Gb/s, 12UI)  
1,5,6  
(rms)  
1 Applies to all outputs.  
2 See http://www.pcisig.com for complete specs  
3 Sample size of at least 100K cycles. This figures extrapolates to 108ps pk-pk @ 1M cycles for a BER of 1-12.  
4 Subject to final ratification by PCI SIG.  
5 Calculated from Intel-supplied Clock Jitter Tool v 1.6.4  
6 For RMS figures, additive jitter is calculated by solving the following equation: (Additive jitter)^2 = (total jittter)^2 - (input jitter)^2  
IDT® 15-OUTPUT DB1900Z LOW-POWER DERIVATIVE  
9
9ZXL1530  
REV D 112015  
9ZXL1530  
15-OUTPUT DB1900Z LOW-POWER DERIVATIVE  
Test Loads  
Differential Output Terminations  
DIF Zo ( )  
Rs ( )  
Ω
Ω
100  
85  
33  
27  
9ZXL Differential Test Loads  
Differential Zo,  
10 inches  
Rs  
Rs  
2pF  
2pF  
LP-HCSL  
Differential  
Output  
Clock Periods–Differential Outputs with Spread Spectrum Disabled  
Measurement Window  
1 Clock  
1us  
-SSC  
0.1s  
- ppm  
0.1s  
0.1s  
+ ppm  
Long-Term  
Average  
Max  
1us  
+SSC  
Short-Term  
Average  
Max  
1 Clock  
Center  
Freq.  
MHz  
SSC OFF  
-c2c jitter  
AbsPer  
Min  
0 ppm  
Period  
Nominal  
+c2c jitter Units Notes  
AbsPer  
Max  
Short-Term Long-Term  
Average  
Min  
Average  
Min  
100.00  
133.33  
9.94900  
7.44925  
9.99900  
7.49925  
10.00000  
7.50000  
10.00100  
7.50075  
10.05100  
7.55075  
ns  
ns  
1,2,3  
1,2,4  
DIF  
Clock Periods–Differential Outputs with Spread Spectrum Enabled  
Measurement Window  
1 Clock  
1us  
-SSC  
0.1s  
- ppm  
0.1s  
0.1s  
+ ppm  
Long-Term  
Average  
Max  
1us  
+SSC  
Short-Term  
Average  
Max  
1 Clock  
Center  
Freq.  
MHz  
SSC ON  
-c2c jitter  
AbsPer  
Min  
0 ppm  
Period  
Nominal  
+c2c jitter Units Notes  
AbsPer  
Max  
Short-Term Long-Term  
Average  
Average  
Min  
Min  
99.75  
133.00  
9.94906  
7.44930  
9.99906  
7.49930  
10.02406  
7.51805  
10.02506  
7.51880  
10.02607  
7.51955  
10.05107  
7.53830  
10.10107  
7.58830  
ns  
ns  
1,2,3  
1,2,4  
DIF  
Notes:  
1 Guaranteed by design and characterization, not 100% tested in production.  
2 All Long Term Accuracy specifications are guaranteed with the assumption that the input clock complies with CK420BQ/CK410B+ accuracy  
requirements (+/-100ppm). The 9ZXL1530 itself does not contribute to ppm error.  
3
Driven by SRC output of main clock, 100 MHz PLL Mode or Bypass mode  
4
Driven by CPU output of main clock, 133 MHz PLL Mode or Bypass mode  
IDT® 15-OUTPUT DB1900Z LOW-POWER DERIVATIVE  
10  
9ZXL1530  
REV D 112015  
9ZXL1530  
15-OUTPUT DB1900Z LOW-POWER DERIVATIVE  
General SMBus Serial Interface Information  
How to Write  
How to Read  
• Controller (host) sends a start bit  
• Controller (host) sends the write address  
• IDT clock will acknowledge  
• Controller (host) will send a start bit  
• Controller (host) sends the write address  
• IDT clock will acknowledge  
• Controller (host) sends the beginning byte location = N  
• IDT clock will acknowledge  
• Controller (host) sends the beginning byte location = N  
• IDT clock will acknowledge  
• Controller (host) sends the byte count = X  
• IDT clock will acknowledge  
• Controller (host) will send a separate start bit  
• Controller (host) sends the read address  
• IDT clock will acknowledge  
• IDT clock will send the data byte count = X  
• IDT clock sends Byte N+X-1  
• Controller (host) starts sending Byte N through Byte  
N+X-1  
• IDT clock will acknowledge each byte one at a time  
• Controller (host) sends a Stop bit  
• IDT clock sends Byte 0 through Byte X (if X was  
(H)  
written to Byte 8)  
• Controller (host) will need to acknowledge each byte  
• Controller (host) will send a not acknowledge bit  
• Controller (host) will send a stop bit  
Index Block Write Operation  
Index Block Read Operation  
Controller (Host)  
starT bit  
Slave Address  
WR WRite  
IDT (Slave/Receiver)  
Controller (Host)  
starT bit  
IDT (Slave/Receiver)  
T
T
Slave Address  
WR  
WRite  
ACK  
ACK  
ACK  
ACK  
ACK  
ACK  
Beginning Byte = N  
Data Byte Count = X  
Beginning Byte N  
Beginning Byte = N  
RT  
Repeat starT  
Slave Address  
ReaD  
RD  
ACK  
O
O
O
O
O
O
Data Byte Count=X  
Beginning Byte N  
ACK  
ACK  
Byte N + X - 1  
ACK  
O
O
O
P
stoP bit  
O
O
O
Byte N + X - 1  
N
P
Not acknowledge  
stoP bit  
IDT® 15-OUTPUT DB1900Z LOW-POWER DERIVATIVE  
11  
9ZXL1530  
REV D 112015  
9ZXL1530  
15-OUTPUT DB1900Z LOW-POWER DERIVATIVE  
9ZXL1530 SMBus Addressing  
SMB_A(1:0)_tri  
Address (Rd/Wrt bit = 0) (Hex)  
00  
0M  
01  
M0  
MM  
M1  
10  
D8  
DA  
DE  
C2  
C4  
C6  
CA  
CC  
CE  
1M  
11  
SMBusTable: PLL Mode, and Frequency Select Register  
Byte 0  
Bit 7  
Pin #  
4
4
Name  
PLL Mode 1  
PLL Mode 0  
Control Function  
PLL Operating Mode Rd back 1  
PLL Operating Mode Rd back 0  
Reserved  
Type  
R
R
0
1
Default  
Latch  
Latch  
1
See PLL Operating Mode  
Readback Table  
Bit 6  
Bit 5  
Bit 4  
Bit 3  
Bit 2  
Bit 1  
Bit 0  
61/62  
59/60  
DIF_14_En  
DIF_13_En  
Output Enable  
Output Enable  
Reserved  
RW  
RW  
Low/Low  
Low/Low  
Enable  
Enable  
1
1
0
Reserved  
Frequency Select Readback  
0
3
R
133MHz  
100MHz  
100M_133M#  
Latch  
SMBusTable: Output Control Register  
Byte 1  
Pin #  
39/40  
Name  
DIF_5_En  
Control Function  
Output Enable  
Reserved  
Output Enable  
Output Enable  
Output Enable  
Output Enable  
Output Enable  
Reserved  
Type  
RW  
0
1
Default  
Low/Low  
Enable  
1
1
1
1
1
1
1
1
Bit 7  
Bit 6  
Bit 5  
Bit 4  
Bit 3  
Bit 2  
Bit 1  
Bit 0  
29/30  
29/30  
23/24  
21/22  
17/18  
DIF_4_En  
DIF_3_En  
DIF_2_En  
DIF_1_En  
DIF_0_En  
RW  
RW  
RW  
RW  
RW  
Low/Low  
Enable  
SMBusTable: Output Control Register  
Byte 2  
Bit 7  
Pin #  
55/56  
53/54  
49/50  
Name  
Control Function  
Output Enable  
Output Enable  
Output Enable  
Reserved  
Output Enable  
Output Enable  
Output Enable  
Output Enable  
Type  
RW  
RW  
0
1
Default  
DIF_12_En  
DIF_11_En  
DIF_10_En  
Low/Low  
Enable  
1
1
1
1
1
1
1
1
Bit 6  
Bit 5  
Bit 4  
Bit 3  
Bit 2  
Bit 1  
Bit 0  
RW  
45/46  
43/44  
39/40  
37/38  
DIF_9_En  
DIF_8_En  
DIF_7_En  
DIF_6_En  
RW  
RW  
RW  
RW  
SMBusTable: Reserved Register  
Byte 3  
Bit 7  
Bit 6  
Bit 5  
Bit 4  
Bit 3  
Bit 2  
Bit 1  
Bit 0  
Pin #  
Name  
Control Function  
Reserved  
Reserved  
Reserved  
Reserved  
Reserved  
Reserved  
Reserved  
Reserved  
Type  
0
1
Default  
0
0
0
0
0
0
0
0
IDT® 15-OUTPUT DB1900Z LOW-POWER DERIVATIVE  
12  
9ZXL1530  
REV D 112015  
9ZXL1530  
15-OUTPUT DB1900Z LOW-POWER DERIVATIVE  
SMBusTable: Reserved Register  
Byte 4  
Bit 7  
Pin #  
Name  
Control Function  
Reserved  
Type  
0
1
Default  
0
0
0
0
0
0
0
0
Reserved  
Reserved  
Reserved  
Reserved  
Reserved  
Reserved  
Reserved  
Bit 6  
Bit 5  
Bit 4  
Bit 3  
Bit 2  
Bit 1  
Bit 0  
SMBusTable: Vendor & Revision ID Register  
Byte 5  
Bit 7  
Pin #  
-
Name  
RID3  
RID2  
RID1  
RID0  
VID3  
VID2  
VID1  
VID0  
Control Function  
Type  
R
R
R
R
R
R
R
R
0
1
Default  
X
X
X
X
0
0
0
1
-
-
-
-
-
-
-
Bit 6  
Bit 5  
Bit 4  
Bit 3  
Bit 2  
Bit 1  
Bit 0  
REVISION ID  
B rev = 0001  
-
-
-
-
-
-
-
-
VENDOR ID  
SMBusTable: DEVICE ID  
Byte 6 Pin #  
Bit 7  
Name  
Control Function  
Device ID 7 (MSB)  
Type  
R
R
R
R
R
R
R
R
0
1
Default  
-
1
X
X
X
X
0
-
-
-
-
-
-
-
Device ID 6  
Device ID 5  
Device ID 4  
Device ID 3  
Device ID 2  
Device ID 1  
Device ID 0  
Bit 6  
Bit 5  
Bit 4  
Bit 3  
Bit 2  
Bit 1  
Bit 0  
1530 is 153 decimal or 99 Hex  
0
1
SMBusTable: Byte Count Register  
Byte 7  
Bit 7  
Pin #  
Name  
Control Function  
Reserved  
Type  
0
1
Default  
0
0
0
0
1
0
0
0
Reserved  
Reserved  
Bit 6  
Bit 5  
Bit 4  
Bit 3  
Bit 2  
Bit 1  
Bit 0  
-
BC4  
BC3  
BC2  
BC1  
BC0  
RW  
RW  
RW  
RW  
RW  
Default value is 8 hex, so 9  
bytes (0 to 8) will be read back  
by default.  
-
-
-
-
Writing to this register configures how  
many bytes will be read back.  
SMBusTable: Reserved Register  
Byte 8 Pin # Name  
Bit 7  
Bit 6  
Bit 5  
Bit 4  
Bit 3  
Bit 2  
Bit 1  
Bit 0  
Control Function  
Reserved  
Type  
0
1
Default  
0
0
0
0
0
0
0
0
Reserved  
Reserved  
Reserved  
Reserved  
Reserved  
Reserved  
Reserved  
IDT® 15-OUTPUT DB1900Z LOW-POWER DERIVATIVE  
13  
9ZXL1530  
REV D 112015  
9ZXL1530  
15-OUTPUT DB1900Z LOW-POWER DERIVATIVE  
DIF Reference Clock  
Common Recommendations for Differential Routing  
L1 length, route as non-coupled 50ohm trace  
L2 length, route as non-coupled 50ohm trace  
L3 length, route as non-coupled 50ohm trace  
Rs (100 ohm differential traces)  
Dimension or Value  
0.5 max  
0.2 max  
0.2 max  
33  
Unit Figure  
inch  
inch  
inch  
ohm  
ohm  
1
1
1
1
1
Rs (85 ohm differential traces)  
27  
Down Device Differential Routing  
L4 length, route as coupled microstrip 100ohm differential trace  
L4 length, route as coupled stripline 100ohm differential trace  
2 min to 16 max  
1.8 min to 14.4 max  
inch  
inch  
1
1
Differential Routing to PCI Express Connector  
L4 length, route as coupled microstrip 100ohm differential trace  
L4 length, route as coupled stripline 100ohm differential trace  
0.25 to 14 max  
0.225 min to 12.6 max  
inch  
inch  
2
2
Figure 1: Down Device Routing  
L2  
L1  
Rs  
Rs  
L4  
L4'  
L2'  
L1'  
LP-HCSL  
PCI Express  
Down Device  
REF_CLK Input  
Differential Output  
Figure 2: PCI Express Connector Routing  
L2  
L1  
Rs  
L4  
L4'  
L2'  
L1'  
Rs  
LP-HCSL  
PCI Express  
Add-in Board  
Differential Output  
REF_CLK Input  
IDT® 15-OUTPUT DB1900Z LOW-POWER DERIVATIVE  
14  
9ZXL1530  
REV D 112015  
9ZXL1530  
15-OUTPUT DB1900Z LOW-POWER DERIVATIVE  
Cable Connected AC Coupled Application (Figure 3)  
Component  
R5a, R5b  
R6a, R6b  
Cc  
Value  
8.2K 5%  
1K 5%  
Note  
0.1 µF  
Vcm  
0.350 volts  
Figure 3  
3.3 Volts  
R5a  
R5b  
Cc  
Cc  
L4  
L4'  
R6a  
R6b  
PCIe Device  
REF_CLK Input  
IDT® 15-OUTPUT DB1900Z LOW-POWER DERIVATIVE  
15  
9ZXL1530  
REV D 112015  
9ZXL1530  
15-OUTPUT DB1900Z LOW-POWER DERIVATIVE  
Marking Diagram  
ICS  
9ZXL1530BKL  
LOT  
COO YYWW  
Notes:  
1. “L” denotes RoHS compliant package.  
2. “COO”: country of origin.  
3. YYWW is the last two digits of the year and week that the part was assembled.  
IDT® 15-OUTPUT DB1900Z LOW-POWER DERIVATIVE  
16  
9ZXL1530  
REV D 112015  
9ZXL1530  
15-OUTPUT DB1900Z LOW-POWER DERIVATIVE  
Package Outline and Package Dimensions (64-pin MLF)  
(Ref)  
ND & NE  
Even  
Seating Plane  
(ND-1)x  
(Ref)  
e
A1  
Index Area  
(Typ)  
If ND & NE  
are Even  
L
A3  
e
2
N
1
2
N
Anvil  
Singulation  
1
2
(NE-1)x  
(Ref)  
e
-- or --  
E2  
E
E2  
2
Sawn  
Singulation  
Top View  
b
A
C
(Ref)  
ND & NE  
Odd  
e
Thermal Base  
D
D2  
2
C
D2  
0.08  
Millimeters  
Symbol  
Min  
Max  
1.0  
A
A1  
0.8  
0
0.05  
A3  
b
0.25 Reference  
0.18 0.30  
e
0.50 BASIC  
9.00 x 9.00  
D x E BASIC  
D2 MIN./MAX.  
E2 MIN./MAX.  
L MIN./MAX.  
N
6.00  
6.00  
0.30  
6.25  
6.25  
0.50  
64  
16  
16  
N
N
D
E
Ordering Information  
Part / Order Number  
Marking  
see page 16  
Shipping Packaging  
Trays  
Package  
64-pin MLF  
64-pin MLF  
Temperature  
0 to +70C  
0 to +70C  
9ZXL1530BKLF  
9ZXL1530BKLFT  
Tape and Reel  
"LF" suffix to the part number are the Pb-Free configuration and are RoHS compliant.  
“B” is the device revision designator (will not correlate with the datasheet revision).  
While the information presented herein has been checked for both accuracy and reliability, Integrated Device Technology (IDT) assumes  
no responsibility for either its use or for the infringement of any patents or other rights of third parties, which would result from its use. No  
other circuits, patents, or licenses are implied. This product is intended for use in normal commercial applications. Any other applications  
such as those requiring extended temperature range, high reliability, or other extraordinary environmental requirements are not  
recommended without additional processing by IDT. IDT reserves the right to change any circuitry or specifications without notice. IDT  
does not authorize or warrant any IDT product for use in life support devices or critical medical instruments.  
IDT® 15-OUTPUT DB1900Z LOW-POWER DERIVATIVE  
17  
9ZXL1530  
REV D 112015  
9ZXL1530  
15-OUTPUT DB1900Z LOW-POWER DERIVATIVE  
Revision History  
Rev. Issuer Issue Date Description  
Page #  
1. Update Electrical Tables with Characterization Data and corrected minor  
typos  
2. Added Test Load information  
3. Updated ordering information and also corrected table to show bulk parts  
ship in trays, not tubes.  
5-10,  
15,16  
A
RDW  
4/18/2011  
12/8/2011  
4. Added mark information.  
1. Updated tDSPO_BYP parameter by removing duplicate entry  
2. Updated REV ID in byte 5 to indicate B rev  
1. Corrected minor typos, Standardized output type references to LP-  
B
C
RDW  
RDW  
8, 13  
1,4,9,10,  
14  
3/12/2012 HCSL.  
2. Added pin description for pin 37.  
1. Updated QPI references to QPI/UPI  
2. Updated DIF_IN table to match PCI SIG specification, no silicon change  
D
RDW  
11/20/2015  
1,5  
IDT® 15-OUTPUT DB1900Z LOW-POWER DERIVATIVE  
18  
9ZXL1530  
REV D 112015  
9ZXL1530  
15-OUTPUT DB1900Z LOW-POWER DERIVATIVE  
SYNTHESIZERS  
Innovate with IDT and accelerate your future networks. Contact:  
www.IDT.com  
For Sales  
800-345-7015  
408-284-8200  
Fax: 408-284-2775  
For Tech Support  
www.idt.com/go/clockhelp  
pcclockhelp@idt.com  
Corporate Headquarters  
Integrated Device Technology, Inc.  
www.idt.com  
© 2010 Integrated Device Technology, Inc. All rights reserved. Product specifications subject to change without notice. IDT, ICS, and the IDT logo are trademarks of Integrated  
Device Technology, Inc. Accelerated Thinking is a service mark of Integrated Device Technology, Inc. All other brands, product names and marks are or may be trademarks or  
registered trademarks used to identify products or services of their respective owners.  
Printed in USA  
厂商 型号 描述 页数 下载

IDT

 		9ZX21201 12 ，输出差分Z缓冲的第二代PCIe / 3和QPI[ 12-OUTPUT DIFFERENTIAL Z-BUFFER FOR PCIE GEN2/3 AND QPI ] 16 页

IDT

 		9ZX21201AKLF 12 ，输出差分Z缓冲的第二代PCIe / 3和QPI[ 12-OUTPUT DIFFERENTIAL Z-BUFFER FOR PCIE GEN2/3 AND QPI ] 16 页

IDT

 		9ZX21201AKLFT 12 ，输出差分Z缓冲的第二代PCIe / 3和QPI[ 12-OUTPUT DIFFERENTIAL Z-BUFFER FOR PCIE GEN2/3 AND QPI ] 16 页

IDT

 		9ZX21201BKLF 12 ，输出差分Z缓冲的第二代PCIe / 3和QPI[ 12-OUTPUT DIFFERENTIAL Z-BUFFER FOR PCIE GEN2/3 AND QPI ] 16 页

IDT

 		9ZX21201BKLFT 12 ，输出差分Z缓冲的第二代PCIe / 3和QPI[ 12-OUTPUT DIFFERENTIAL Z-BUFFER FOR PCIE GEN2/3 AND QPI ] 16 页

IDT

 		9ZX21501B 15输出差分Zbuffer的第二代PCIe / 3和QPI[ 15-Output Differential Zbuffer for PCIe Gen2/3 and QPI ] 16 页

IDT

 		9ZX21501BKLF 15输出差分Zbuffer的第二代PCIe / 3和QPI[ 15-Output Differential Zbuffer for PCIe Gen2/3 and QPI ] 16 页

IDT

 		9ZX21501BKLFT 15输出差分Zbuffer的第二代PCIe / 3和QPI[ 15-Output Differential Zbuffer for PCIe Gen2/3 and QPI ] 16 页

IDT

 		9ZX21901B 19 ，输出差分Zbuffer的第二代PCIe / 3和QPI[ 19-Output Differential Zbuffer for PCIe Gen2/3 and QPI ] 16 页

IDT

 		9ZX21901BKLF 19 ，输出差分Zbuffer的第二代PCIe / 3和QPI[ 19-Output Differential Zbuffer for PCIe Gen2/3 and QPI ] 16 页

购物指南

支付方式

配送服务

售后服务

发票须知

优惠券使用规则

特色服务

PCBA制造

国产品牌推荐

国产料号替代

质量保证

技术资料

行业资讯

关于我们

关于壹壹捌

联系我们

联系我们

服务热线：400-618-9990

企业邮箱：sales@ic118.com

服务时间：周一至周六 8:30-17:30

壹壹捌官方微信号

PDF索引：

A

B

C

D

E

F

G

H

I

J

K

L

M

N

O

P

Q

R

S

T

U

V

W

X

Y

Z

0

1

2

3

4

5

6

7

8

9

IC型号索引：

A

B

C

D

E

F

G

H

I

J

K

L

M

N

O

P

Q

R

S

T

U

V

W

X

Y

Z

0

1

2

3

4

5

6

7

8

9

Copyright 2024 gkzhan.com Al Rights Reserved 京ICP备06008810号-21 京

深圳网络警察报警平台
公共信息安全网络监察
经营性网站备案信息
不良信息举报中心
工商网监电子标识
全国公安机关备案
0.206742s