请登录

免费注册
全部商品
电子元器件
方案中心
工业品
PDF资料
购物车 0
上传BOM

产品分类

找货询价

一对一服务 找料无忧

专属客服

服务时间

周一 - 周六 9:00-18:00

QQ咨询

一对一服务 找料无忧

专属客服

服务时间

周一 - 周六 9:00-18:00

会员中心
购物车
技术支持

一对一服务 找料无忧

专属客服

服务时间

周一 - 周六 9:00-18:00

售后咨询

一对一服务 找料无忧

专属客服

服务时间

周一 - 周六 9:00-18:00

9ZX21501BKLF

型号：

9ZX21501BKLF

描述：

15输出差分Zbuffer的第二代PCIe / 3和QPI[ 15-Output Differential Zbuffer for PCIe Gen2/3 and QPI ]

品牌：

IDT[ INTEGRATED DEVICE TECHNOLOGY ]

页数：

16 页

PDF大小：

173 K

下载PDF手册
Datasheet  
9ZX21501B  
15-Output Differential Zbuffer for PCIe Gen2/3 and QPI  
Description  
Features/Benefits  
The ICS9ZX21501 is a 15 output version of the Intel DB1900Z  
Differential Buffer suitable for PCIe Gen3 or QPI applications. The  
part is backwards compatible to PCIe Gen1 and Gen2. An adjustable  
external feedback path allows the user to eliminate trace delays  
from their design while maintaining low drift for critical QPI  
applications. In bypass mode, the ICS9ZX21501 can provide  
outputs up to 400MHz.  
•
•
External feedback path/ Adjustable input-to-output delay  
9 Selectable SMBus addresses/ Multiple devices can  
share same SMBus segment  
•
•
•
7 dedicated OE# pins/ hardware control of outputs  
PLL or bypass mode/ PLL can dejitter incoming clock  
Selectable PLL BW/ minimizes jitter peaking in  
downstream PLL's  
Recommended Application  
15 output PCIe Gen3/QPI buffer with adjustable feedback for  
Romley platforms  
•
Spread spectrum compatible/tracks spreading input clock  
for EMI reduction  
•
•
•
SMBus Interface/ unused outputs can be disabled  
100MHz & 133.33MHz PLL mode/ Legacy QPI support  
Undriven differential outputs in Power Down mode for  
maximum power savings  
Output Features  
•
15 - 0.7V current mode differential HSCL output pairs  
Key Specifications  
•
•
•
•
•
•
Cycle-to-cycle jitter: < 50ps  
Output-to-output skew: <65ps  
Input-to-output delay: User adjustable  
Input-to-output delay variation: <50ps  
Phase jitter: PCIe Gen3 < 1ps rms  
Phase jitter: QPI 9.6GB/s < 0.2ps rms  
Functional Block Diagram  
7
OE(5_8,10_12)#  
DFB_OUT  
DIF_IN  
DIF_IN#  
Z-PLL  
DIF(17:15, 13:10, 8:4, 2:0)  
(SS Compatible)  
DFB_IN  
DFB_IN#  
HIBW_BYPM_LOBW#  
100M_133M#  
CKPWRGD/PD#  
SMB_A0_tri  
SMB_A1_tri  
Logic  
SMBDAT  
SMBCLK  
IREF  
IDT® 15-Output Differential Zbuffer for PCIe Gen2/3 and QPI  
1629C - 12/15/11  
1
9ZX21501B  
15-Output Differential Zbuffer for PCIe Gen2/3 and QPI  
Pin Configuration  
64 63 62 61 60 59 58 57 56 55 54 53 52 51 50 49  
IREF 1  
100M_133M# 2  
HIBW_BYPM_LOBW# 3  
CKPWRGD_PD# 4  
GND 5  
48 OE11#  
47 DIF_11#  
46 DIF_11  
45 OE10#  
44 DIF_10#  
43 DIF_10  
42 NC  
VDDR 6  
DIF_IN 7  
DIF_IN# 8  
SMB_A0_tri 9  
SMBDAT 10  
SMBCLK 11  
SMB_A1_tri 12  
DFB_IN 13  
DFB_IN# 14  
DFB_OUT# 15  
DFB_OUT 16  
41 VDD  
40 GND  
9ZX21501B  
39 OE8#  
38 DIF_8#  
37 DIF_8  
36 OE7#  
35 DIF_7#  
34 DIF_7  
33 OE6#  
17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32  
64-pin MLF  
Functionality at Power Up (PLL Mode)  
Power Connections  
Pin Number  
DIF_IN  
(MHz)  
DIF  
MHz  
DIF_IN  
DIF_IN  
100M_133M#  
Description  
VDD  
63  
GND  
64  
5
1
0
100.00  
133.33  
Analog PLL  
Input Circuit  
6
19, 27, 41,  
52, 60  
PLL Operating Mode  
HiBW_BypM_LoBW#  
Low  
24, 40, 55  
DIF clocks  
MODE  
PLL Lo BW  
9ZX21501 SMBus Addressing  
Pin  
SMB_A1_tri SMB_A0_tri  
Mid  
High  
Bypass  
PLL Hi BW  
SMBus Address  
(Rd/Wrt bit = 0)  
D8  
NOTE: PLL is OFF in Bypass Mode  
0
0
M
1
PLL Operating Mode Readback Table  
HiBW_BypM_LoBW#  
Low (Low BW)  
0
0
DA  
Byte0, bit 7  
Byte 0, bit 6  
DE  
C2  
C4  
0
0
1
0
1
1
M
M
0
M
1
Mid (Bypass)  
High (High BW)  
M
1
C6  
CA  
CC  
CE  
0
Tri-level Input Thresholds  
M
1
1
1
Level  
Low  
Voltage  
<0.8V  
Mid  
High  
1.2<Vin<1.8V  
Vin > 2.2V  
IDT® 15-Output Differential Zbuffer for PCIe Gen2/3 and QPI  
1629C - 12/15/11  
2
9ZX21501B  
15-Output Differential Zbuffer for PCIe Gen2/3 and QPI  
Pin Description  
PIN #  
PIN NAME  
TYPE  
DESCRIPTION  
This pin establishes the reference for the differential current-mode output pairs. It requires a fixed precision  
1
IREF  
OUT resistor to ground. 475ohm is the standard value for 100ohm differential impedance. Other impedances  
require different values. See data sheet.  
3.3V Input to select operating frequency  
See Functionality Table for Definition  
Trilevel input to select High BW, Bypass or Low BW mode.  
See PLL Operating Mode Table for Details.  
2
3
100M_133M#  
IN  
HIBW_BYPM_LOBW#  
IN  
Notifies device to sample latched inputs and start up on first high assertion, or exit Power Down Mode on  
subsequent assertions. Low enters Power Down Mode.  
PWR Ground pin.  
4
5
6
CKPWRGD_PD#  
GND  
IN  
3.3V power for differential input clock (receiver). This VDD should be treated as an analog power rail and  
filtered appropriately.  
VDDR  
PWR  
7
8
DIF_IN  
DIF_IN#  
IN  
IN  
0.7 V Differential TRUE input  
0.7 V Differential Complementary Input  
SMBus address bit. This is a tri-level input that works in conjunction with the SMB_A1 to decode 1 of 9  
SMBus Addresses.  
9
SMB_A0_tri  
IN  
10 SMBDAT  
11 SMBCLK  
I/O  
IN  
Data pin of SMBUS circuitry, 5V tolerant  
Clock pin of SMBUS circuitry, 5V tolerant  
SMBus address bit. This is a tri-level input that works in conjunction with the SMB_A0 to decode 1 of 9  
SMBus Addresses.  
True half of differential feedback input, provides feedback signal to the PLL for synchronization with the  
input clock to elimate phase error.  
12 SMB_A1_tri  
IN  
IN  
13 DFB_IN  
Complementary half of differential feedback input, provides feedback signal to the PLL for synchronization  
with input clock to elimate phase error.  
Complementary half of differential feedback output, provides feedback signal to the PLL for  
synchronization with input clock to eliminate phase error.  
True half of differential feedback output, provides feedback signal to the PLL for synchronization with the  
input clock to eliminate phase error.  
14 DFB_IN#  
15 DFB_OUT#  
16 DFB_OUT  
IN  
OUT  
OUT  
17 DIF_0  
18 DIF_0#  
19 VDD  
OUT 0.7V differential true clock output  
OUT 0.7V differential Complementary clock output  
PWR Power supply, nominal 3.3V  
20 DIF_1  
21 DIF_1#  
22 DIF_2  
23 DIF_2#  
24 GND  
OUT 0.7V differential true clock output  
OUT 0.7V differential Complementary clock output  
OUT 0.7V differential true clock output  
OUT 0.7V differential Complementary clock output  
PWR Ground pin.  
25 DIF_4  
26 DIF_4#  
27 VDD  
OUT 0.7V differential true clock output  
OUT 0.7V differential Complementary clock output  
PWR Power supply, nominal 3.3V  
28 DIF_5  
29 DIF_5#  
OUT 0.7V differential true clock output  
OUT 0.7V differential Complementary clock output  
Active low input for enabling DIF pair 5.  
1 =disable outputs, 0 = enable outputs  
30 OE5#  
IN  
31 DIF_6  
OUT 0.7V differential true clock output  
32 DIF_6#  
OUT 0.7V differential Complementary clock output  
Active low input for enabling DIF pair 6.  
1 =disable outputs, 0 = enable outputs  
33 OE6#  
IN  
34 DIF_7  
OUT 0.7V differential true clock output  
35 DIF_7#  
OUT 0.7V differential Complementary clock output  
Active low input for enabling DIF pair 7.  
1 =disable outputs, 0 = enable outputs  
36 OE7#  
IN  
IDT® 15-Output Differential Zbuffer for PCIe Gen2/3 and QPI  
1629C - 12/15/11  
3
9ZX21501B  
15-Output Differential Zbuffer for PCIe Gen2/3 and QPI  
Pin Description (continued)  
37 DIF_8  
OUT 0.7V differential true clock output  
38 DIF_8#  
OUT 0.7V differential Complementary clock output  
Active low input for enabling DIF pair 8.  
1 = tri-state outputs, 0 = enable outputs  
39 OE8#  
IN  
40 GND  
41 VDD  
42 NC  
PWR Ground pin.  
PWR Power supply, nominal 3.3V  
N/A No Connection.  
43 DIF_10  
44 DIF_10#  
OUT 0.7V differential true clock output  
OUT 0.7V differential Complementary clock output  
Active low input for enabling DIF pair 10.  
1 = tri-state outputs, 0 = enable outputs  
45 OE10#  
IN  
46 DIF_11  
47 DIF_11#  
OUT 0.7V differential true clock output  
OUT 0.7V differential Complementary clock output  
Active low input for enabling DIF pair 11.  
1 = tri-state outputs, 0 = enable outputs  
48 OE11#  
IN  
49 DIF_12  
50 DIF_12#  
OUT 0.7V differential true clock output  
OUT 0.7V differential Complementary clock output  
Active low input for enabling DIF pair 12.  
1 = tri-state outputs, 0 = enable outputs  
51 OE12#  
IN  
52 VDD  
PWR Power supply, nominal 3.3V  
53 DIF_13  
54 DIF_13#  
55 GND  
OUT 0.7V differential true clock output  
OUT 0.7V differential Complementary clock output  
PWR Ground pin.  
56 DIF_15  
57 DIF_15#  
58 DIF_16  
59 DIF_16#  
60 VDD  
OUT 0.7V differential true clock output  
OUT 0.7V differential Complementary clock output  
OUT 0.7V differential true clock output  
OUT 0.7V differential Complementary clock output  
PWR Power supply, nominal 3.3V  
61 DIF_17  
62 DIF_17#  
63 VDDA  
64 GNDA  
OUT 0.7V differential true clock output  
OUT 0.7V differential Complementary clock output  
PWR 3.3V power for the PLL core.  
PWR Ground pin for the PLL core.  
IDT® 15-Output Differential Zbuffer for PCIe Gen2/3 and QPI  
1629C - 12/15/11  
4
9ZX21501B  
15-Output Differential Zbuffer for PCIe Gen2/3 and QPI  
Electrical Characteristics - Absolute Maximum Ratings  
PARAMETER  
SYMBOL  
CONDITIONS  
UNITS NOTES  
MIN  
TYP  
MAX  
4.6  
4.6  
3.3V Core Supply Voltage  
3.3V Logic Supply Voltage  
Input Low Voltage  
VDDA  
VDD  
VIL  
V
V
V
1,2  
1,2  
1
GND-0.5  
Input High Voltage  
Input High Voltage  
VIH  
Except for SMBus interface  
SMBus clock and data pins  
VDD+0.5V  
5.5V  
V
V
°C  
°C  
V
1
1
VIHSMB  
1
1
1
Storage Temperature  
Junction Temperature  
Input ESD protection  
Ts  
Tj  
ESD prot  
-65  
150  
125  
Human Body Model  
2000  
1Guaranteed by design and characterization, not 100% tested in production.  
2 Operation under these conditions is neither implied nor guaranteed.  
Electrical Characteristics - Input/Supply/Common Parameters  
TA = TCOM; Supply Voltage VDD/VDDA = 3.3 V +/-5%, See Test Loads for Loading Conditions  
PARAMETER  
SYMBOL  
CONDITIONS  
MIN  
0
TYP  
MAX  
70  
UNITS NOTES  
Ambient Operating  
Temperature  
TCOM  
Commmercial range  
°C  
V
1
1
Single-ended inputs, except SMBus, low  
threshold and tri-level inputs  
Single-ended inputs, except SMBus, low  
threshold and tri-level inputs  
Input High Voltage  
Input Low Voltage  
VIH  
2
V
DD + 0.3  
VIL  
IIN  
GND - 0.3  
-5  
0.8  
5
V
1
1
Single-ended inputs, VIN = GND, VIN = VDD  
uA  
Single-ended inputs  
IN = 0 V; Inputs with internal pull-up resistors  
Input Current  
V
IINP  
-200  
200  
uA  
1
V
IN = VDD; Inputs with internal pull-down resistors  
Fibyp  
Fipll  
VDD = 3.3 V, Bypass mode  
VDD = 3.3 V, 100MHz PLL mode  
VDD = 3.3 V, 133.33MHz PLL mode  
33  
90  
400  
105  
140  
7
MHz  
MHz  
MHz  
nH  
2
2
Input Frequency  
Pin Inductance  
Capacitance  
100.00  
133.33  
Fipll  
120  
2
Lpin  
1
CIN  
Logic Inputs, except DIF_IN  
DIF_IN differential clock inputs  
1.5  
1.5  
5
pF  
1
CINDIF_IN  
2.7  
pF  
1,4  
COUT  
Output pin capacitance  
6
pF  
1
From VDD Power-Up and after input clock  
stabilization or de-assertion of PD# to 1st clock  
Allowable Frequency  
Clk Stabilization  
TSTAB  
1.8  
ms  
1,2  
Input SS Modulation  
Frequency  
fMODIN  
tLATOE#  
tDRVPD  
30  
1
33  
3
kHz  
cycles  
us  
1
(Triangular Modulation)  
DIF start after OE# assertion  
DIF stop after OE# deassertion  
DIF output enable after  
OE# Latency  
Tdrive_PD#  
1,3  
1,3  
300  
PD# de-assertion  
Tfall  
tF  
Fall time of control inputs  
5
5
ns  
ns  
V
1,2  
1,2  
1
Trise  
tR  
Rise time of control inputs  
SMBus Input Low Voltage  
SMBus Input High Voltage  
VILSMB  
VIHSMB  
0.8  
2.1  
VDDSMB  
0.4  
V
1
SMBus Output Low Voltage VOLSMB  
@ IPULLUP  
@ VOL  
V
1
SMBus Sink Current  
Nominal Bus Voltage  
SCLK/SDATA Rise Time  
IPULLUP  
VDDSMB  
tRSMB  
4
mA  
V
1
3V to 5V +/- 10%  
2.7  
5.5  
1000  
300  
1
(Max VIL - 0.15) to (Min VIH + 0.15)  
(Min VIH + 0.15) to (Max VIL - 0.15)  
ns  
ns  
1
SCLK/SDATA Fall Time  
SMBus Operating  
Frequency  
tFSMB  
1
fMAXSMB  
Maximum SMBus operating frequency  
100  
kHz  
1,5  
1Guaranteed by design and characterization, not 100% tested in production.  
2Control input must be monotonic from 20% to 80% of input swing.  
3Time from deassertion until outputs are >200 mV  
4 DIF_IN input  
5The differential input clock must be running for the SMBus to be active  
IDT® 15-Output Differential Zbuffer for PCIe Gen2/3 and QPI  
1629C - 12/15/11  
5
9ZX21501B  
15-Output Differential Zbuffer for PCIe Gen2/3 and QPI  
Electrical Characteristics - Clock Input Parameters  
TA = TCOM; Supply Voltage VDD/VDDA = 3.3 V +/-5%, See Test Loads for Loading Conditions  
PARAMETER  
SYMBOL  
CONDITIONS  
MIN  
600  
TYP  
750  
MAX  
1150  
UNITS NOTES  
Differential inputs  
(single-ended measurement)  
Differential inputs  
Input High Voltage - DIF_IN  
VIHDIF  
mV  
mV  
mV  
1
1
1
Input Low Voltage - DIF_IN  
VILDIF  
VCOM  
V
SS - 300  
300  
0
300  
(single-ended measurement)  
Input Common Mode  
Voltage - DIF_IN  
Common Mode Input Voltage  
1000  
Input Amplitude - DIF_IN  
Input Slew Rate - DIF_IN  
Input Leakage Current  
VSWING  
dv/dt  
IIN  
Peak to Peak value  
Measured differentially  
VIN = VDD , VIN = GND  
300  
0.4  
-5  
1450  
8
5
mV  
V/ns  
uA  
1
1,2  
1
Input Duty Cycle  
dtin  
Measurement from differential wavefrom  
Differential Measurement  
45  
0
55  
125  
%
1
Input Jitter - Cycle to Cycle  
JDIFIn  
ps  
1
1 Guaranteed by design and characterization, not 100% tested in production.  
2Slew rate measured through +/-75mV window centered around differential zero  
Electrical Characteristics - DIF 0.7V Current Mode Differential Outputs  
TA = TCOM; Supply Voltage VDD/VDDA = 3.3 V +/-5%, See Test Loads for Loading Conditions  
PARAMETER  
SYMBOL  
Trf  
CONDITIONS  
MIN  
1
TYP MAX UNITS NOTES  
V/ns  
%
Slew rate  
Slew rate matching  
Scope averaging on  
Slew rate matching, Scope averaging on  
2.5  
4
20  
1, 2, 3  
1, 2, 4  
Δ
Trf  
Statistical measurement on single-ended signal  
using oscilloscope math function. (Scope  
averaging on)  
Voltage High  
Voltage Low  
VHigh  
VLow  
660  
750  
850  
1
1
mV  
-150  
150  
Max Voltage  
Min Voltage  
Vswing  
Crossing Voltage (abs)  
Crossing Voltage (var)  
Vmax  
Vmin  
Vswing  
Measurement on single ended signal using  
absolute value. (Scope averaging off)  
Scope averaging off  
1150  
1
1
1, 2  
1, 5  
1, 6  
mV  
-300  
300  
250  
mV  
mV  
mV  
Vcross_abs  
Scope averaging off  
Scope averaging off  
550  
140  
Δ
-Vcross  
1
Ω
Guaranteed by design and characterization, not 100% tested in production. IREF = VDD/(3xRR). For RR = 475 (1%), IREF = 2.32mA.  
Ω
Ω
IOH = 6 x IREF and VOH = 0.7V @ ZO=50 (100 differential impedance).  
2 Measured from differential waveform  
3 Slew rate is measured through the Vswing voltage range centered around differential 0V. This results in a +/-150mV window around  
differential 0V.  
4 Matching applies to rising edge rate for Clock and falling edge rate for Clock#. It is measured using a +/-75mV window centered on  
the average cross point where Clock rising meets Clock# falling. The median cross point is used to calculate the voltage thresholds the  
oscilloscope is to use for the edge rate calculations.  
5 Vcross is defined as voltage where Clock = Clock# measured on a component test board and only applies to the differential rising  
edge (i.e. Clock rising and Clock# falling).  
6 The total variation of all Vcross measurements in any particular system. Note that this is a subset of V_cross_min/max (V_cross  
absolute) allowed. The intent is to limit Vcross induced modulation by setting V_cross_delta to be smaller than V_cross absolute.  
IDT® 15-Output Differential Zbuffer for PCIe Gen2/3 and QPI  
1629C - 12/15/11  
6
9ZX21501B  
15-Output Differential Zbuffer for PCIe Gen2/3 and QPI  
Electrical Characteristics - Skew and Differential Jitter Parameters  
TA = TCOM; Supply Voltage VDD/VDDA = 3.3 V +/-5%, See Test Loads for Loading Conditions  
PARAMETER  
SYMBOL  
CONDITIONS  
MIN  
TYP  
-200  
MAX  
-100  
UNITS NOTES  
Input-to-Output Skew in PLL mode  
nominal value @ 25°C, 3.3V  
CLK_IN, DIF[x:0]  
tSPO_PLL  
-300  
ps  
1,2,4,5,8  
Input-to-Output Skew in Bypass mode  
nominal value @ 25°C, 3.3V  
Input-to-Output Skew Varation in PLL mode  
across voltage and temperature  
CLK_IN, DIF[x:0]  
CLK_IN, DIF[x:0]  
tPD_BYP  
2.5  
-50  
3.5  
0
4.5  
50  
ns  
ps  
1,2,3,5,8  
1,2,3,5,8  
tDSPO_PLL  
Input-to-Output Skew Varation in Bypass mode  
across voltage and temperature  
CLK_IN, DIF[x:0]  
CLK_IN, DIF[x:0]  
CLK_IN, DIF[x:0]  
DIF{x:0]  
tDSPO_BYP  
-250  
250  
5
ps  
1,2,3,5,8  
1,2,3,5,8  
1,2,3,5,8  
1,2,3,8  
Random Differential Tracking error beween two  
9ZX devices in Hi BW Mode  
ps  
(rms)  
tDTE  
3
Random Differential Spread Spectrum Tracking  
error beween two 9ZX devices in Hi BW Mode  
tDSSTE  
15  
45  
75  
65  
ps  
Output-to-Output Skew across all outputs  
(Common to Bypass and PLL mode)  
LOBW#_BYPASS_HIBW = 1  
tSKEW_ALL  
ps  
PLL Jitter Peaking  
PLL Jitter Peaking  
PLL Bandwidth  
PLL Bandwidth  
Duty Cycle  
jpeak-hibw  
jpeak-lobw  
pllHIBW  
pllLOBW  
tDC  
0
0
1
1
2.5  
2
dB  
dB  
7,8  
7,8  
8,9  
8,9  
1
LOBW#_BYPASS_HIBW = 0  
LOBW#_BYPASS_HIBW = 1  
2
3
4
MHz  
MHz  
%
LOBW#_BYPASS_HIBW = 0  
Measured differentially, PLL Mode  
Measured differentially, Bypass Mode  
@100MHz  
0.7  
45  
1
1.4  
55  
50  
Duty Cycle Distortion  
Jitter, Cycle to cycle  
tDCD  
-2  
0
2
%
1,10  
PLL mode  
Additive Jitter in Bypass Mode  
24  
20  
50  
50  
ps  
ps  
1,11  
1,11  
tjcyc-cyc  
Notes for preceding table:  
1
Measured into fixed 2 pF load cap. Input to output skew is measured at the first output edge following the corresponding input.  
Measured from differential cross-point to differential cross-point. This parameter can be tuned with external feedback path, if present.  
All Bypass Mode Input-to-Output specs refer to the timing between an input edge and the specific output edge created by it.  
2
3
4 This parameter is deterministic for a given device  
5
Measured with scope averaging on to find mean value. DIF_IN slew rate must be matched to DIF output slew rate.  
6.t is the period of the input clock  
7 Measured as maximum pass band gain. At frequencies within the loop BW, highest point of magnification is called PLL jitter peaking.  
8.  
Guaranteed by design and characterization, not 100% tested in production.  
9
Measured at 3 db down or half power point.  
10 Duty cycle distortion is the difference in duty cycle between the output and the input clock when the device is operated in bypass mode.  
11 Measured from differential waveform  
IDT® 15-Output Differential Zbuffer for PCIe Gen2/3 and QPI  
1629C - 12/15/11  
7
9ZX21501B  
15-Output Differential Zbuffer for PCIe Gen2/3 and QPI  
Electrical Characteristics - Phase Jitter Parameters  
TA = TCOM; Supply Voltage VDD/VDDA = 3.3 V +/-5%, See Test Loads for Loading Conditions  
PARAMETER  
SYMBOL  
tjphPCIeG1  
CONDITIONS  
PCIe Gen 1  
PCIe Gen 2 Lo Band  
10kHz < f < 1.5MHz  
MIN  
TYP  
36  
MAX  
86  
UNITS  
ps (p-p)  
ps  
(rms)  
ps  
(rms)  
ps  
(rms)  
ps  
(rms)  
ps  
(rms)  
ps  
Notes  
1,2,3  
1.2  
1.9  
3
3.1  
1
1,2  
1,2  
tjphPCIeG2  
PCIe Gen 2 High Band  
1.5MHz < f < Nyquist (50MHz)  
PCIe Gen 3  
tjphPCIeG3  
0.5  
1,2,4  
1,5  
Jitter, Phase  
(PLL BW of 2-4MHz, CDR = 10MHz)  
QPI & SMI  
(100MHz or 133MHz, 4.8Gb/s, 6.4Gb/s 12UI)  
QPI & SMI  
0.31  
0.21  
0.5  
0.3  
tjphQPI_SMI  
1,5  
(100MHz, 8.0Gb/s, 12UI)  
QPI & SMI  
(100MHz, 9.6Gb/s, 12UI)  
0.17  
4
0.2  
10  
1,5  
(rms)  
tjphPCIeG1  
PCIe Gen 1  
PCIe Gen 2 Lo Band  
10kHz < f < 1.5MHz  
ps (p-p)  
ps  
(rms)  
ps  
(rms)  
ps  
(rms)  
ps  
(rms)  
ps  
(rms)  
ps  
1,2,3  
1,2,6  
0.25  
0.3  
tjphPCIeG2  
PCIe Gen 2 High Band  
1.5MHz < f < Nyquist (50MHz)  
PCIe Gen 3  
0.57  
0.20  
0.22  
0.08  
0.08  
0.7  
1,2,6  
1,2,4,6  
1,5,6  
0.3  
AdditivePhase Jitter,  
tjphPCIeG3  
(PLL BW of 2-4MHz, CDR = 10MHz)  
QPI & SMI  
(100MHz or 133MHz, 4.8Gb/s, 6.4Gb/s 12UI)  
QPI & SMI  
Bypass mode  
0.3  
0.1  
0.1  
tjphQPI_SMI  
1,5,6  
(100MHz, 8.0Gb/s, 12UI)  
QPI & SMI  
(100MHz, 9.6Gb/s, 12UI)  
1,5,6  
(rms)  
1 Applies to all outputs.  
2 See http://www.pcisig.com for complete specs  
3 Sample size of at least 100K cycles. This figures extrapolates to 108ps pk-pk @ 1M cycles for a BER of 1-12.  
4 Subject to final radification by PCI SIG.  
5 Calculated from Intel-supplied Clock Jitter Tool v 1.6.3  
6 For RMS figures, additive jitter is calculated by solving the following equation: (Additive jitter)^2 = (total jittter)^2 - (input jitter)^2  
Electrical Characteristics - Current Consumption  
TA = TCOM; Supply Voltage VDD/VDDA = 3.3 V +/-5%, See Test Loads for Loading Conditions  
PARAMETER  
Operating Supply Current  
Powerdown Current  
SYMBOL  
CONDITIONS  
MIN  
TYP  
390  
5
MAX  
425  
15  
UNITS NOTES  
IDD3.3OP  
IDD3.3PDZ  
All outputs active @100MHz, CL = Full load;  
All differential pairs tri-stated  
mA  
mA  
1
1
1Guaranteed by design and characterization, not 100% tested in production.  
Power Management Table  
Inputs  
Control Bits/Pins  
DIF(5:8,10:12)/ Other DIF/  
Outputs  
PLL  
State  
DIF_IN/  
DIF_IN#  
SMBus  
EN bit  
DFB_OUT/  
DFB_OUT#  
Hi-Z1  
Running  
Running  
Running  
OE# Pin DIF(5:8,10:12)#  
DIF#  
Hi-Z1  
Hi-Z1  
Running  
Running  
CKPWRGD•/PD#  
Hi-Z1  
0
X
X
0
1
1
X
X
0
OFF  
ON  
ON  
ON  
Hi-Z1  
1
Running  
Running  
Hi-Z1  
1
NOTE:  
1. Due to external pull down resistors, HI-Z results in Low/Low on the True/Complement outputs  
IDT® 15-Output Differential Zbuffer for PCIe Gen2/3 and QPI  
1629C - 12/15/11  
8
9ZX21501B  
15-Output Differential Zbuffer for PCIe Gen2/3 and QPI  
Clock Periods - Differential Outputs with Spread Spectrum Disabled  
Measurement Window  
1 Clock  
1us  
-SSC  
0.1s  
- ppm  
0.1s  
0.1s  
+ ppm  
Long-Term  
Average  
Max  
1us  
+SSC  
Short-Term  
Average  
Max  
1 Clock  
Center  
Freq.  
MHz  
SSC OFF  
-c2c jitter  
AbsPer  
Min  
0 ppm  
Period  
Nominal  
+c2c jitter Units Notes  
AbsPer  
Max  
Short-Term Long-Term  
Average  
Min  
Average  
Min  
100.00  
133.33  
9.94900  
7.44925  
9.99900  
7.49925  
10.00000  
7.50000  
10.00100  
7.50075  
10.05100  
7.55075  
ns  
ns  
1,2,3  
1,2,4  
DIF  
Clock Periods - Differential Outputs with Spread Spectrum Enabled  
Measurement Window  
1 Clock  
1us  
-SSC  
0.1s  
- ppm  
0.1s  
0.1s  
+ ppm  
Long-Term  
Average  
Max  
1us  
+SSC  
Short-Term  
Average  
Max  
1 Clock  
Center  
Freq.  
MHz  
SSC ON  
-c2c jitter  
AbsPer  
Min  
0 ppm  
Period  
Nominal  
+c2c jitter Units Notes  
AbsPer  
Max  
Short-Term Long-Term  
Average  
Min  
Average  
Min  
99.75  
133.00  
9.94906  
7.44930  
9.99906  
7.49930  
10.02406  
7.51805  
10.02506  
7.51880  
10.02607  
7.51955  
10.05107  
7.53830  
10.10107  
7.58830  
ns  
ns  
1,2,3  
1,2,4  
DIF  
Notes:  
1Guaranteed by design and characterization, not 100% tested in production.  
2 All Long Term Accuracy specifications are guaranteed with the assumption that the input clock complies with CK420BQ/CK410B+  
accuracy requirements (+/-100ppm). The 9ZX21501 itself does not contribute to ppm error.  
3
Driven by SRC output of main clock, 100 MHz PLL Mode or Bypass mode  
4
Driven by CPU output of main clock, 133 MHz PLL Mode or Bypass mode  
Differential Output Termination Table  
Ω
Ω
Ω
Ω
DIF Zo ( ) Iref ( ) Rs ( ) Rp ( )  
100  
85  
475  
412  
33  
27  
50  
43.2  
9ZX21501 Differential Test Loads  
Rs  
Differential Zo  
2pF  
2pF  
Rp  
Rp  
Rs  
HSCL Output  
Buffer  
IDT® 15-Output Differential Zbuffer for PCIe Gen2/3 and QPI  
1629C - 12/15/11  
9
9ZX21501B  
15-Output Differential Zbuffer for PCIe Gen2/3 and QPI  
General SMBus serial interface information for the 9ZX21501B  
How to Write:  
How to Read:  
• Controller (host) will send start bit.  
• Controller (host) sends the write address XX(H)  
• IDT clock will acknowledge  
• Controller (host) sends a start bit.  
• Controller (host) sends the write address XX(H)  
• IDT clock will acknowledge  
• Controller (host) sends the beginning byte location = N  
• IDT clock will acknowledge  
• Controller (host) sends the begining byte  
location = N  
• Controller (host) sends the data byte count = X  
• IDT clock will acknowledge  
• Controller (host) starts sending Byte N through  
Byte N + X -1  
• IDT clock will acknowledge  
• Controller (host) will send a separate start bit.  
• Controller (host) sends the read addressYY(H)  
• IDT clock will acknowledge  
• IDT clock will acknowledge each byte one at a time  
• Controller (host) sends a Stop bit  
• IDT clock will send the data byte count = X  
• IDT clock sends Byte N + X -1  
• IDT clock sends Byte 0 through byte X (if X(H)  
was written to byte 8).  
• Controller (host) will need to acknowledge each byte  
• Controllor (host) will send a not acknowledge bit  
• Controller (host) will send a stop bit  
Index Block Read Operation  
Index Block Write Operation  
Controller (Host)  
Controller (Host)  
IDT (Slave/Receiver)  
IDT (Slave/Receiver)  
starT bit  
T
starT bit  
T
Slave Address XX(H)  
Slave Address XX(H)  
WR  
WRite  
WR  
WRite  
Beginning Byte = N  
Data Byte Count = X  
Beginning Byte N  
ACK  
ACK  
ACK  
ACK  
ACK  
ACK  
Beginning Byte = N  
RT  
Repeat starT  
Slave Address YY(H)  
RD  
ReaD  
ACK  
Data Byte Count = X  
Beginning Byte N  
ACK  
ACK  
Byte N + X - 1  
ACK  
P
stoP bit  
Note: XX(H) is defined by SMBus address select pins.  
Byte N + X - 1  
N
P
Not acknowledge  
stoP bit  
IDT® 15-Output Differential Zbuffer for PCIe Gen2/3 and QPI  
1629C - 12/15/11  
10  
9ZX21501B  
15-Output Differential Zbuffer for PCIe Gen2/3 and QPI  
SMBusTable: PLL Mode, and Frequency Select Register  
Byte 0  
Bit 7  
Pin #  
Name  
PLL Mode 1  
PLL Mode 0  
Control Function  
PLL Operating Mode Rd back 1  
PLL Operating Mode Rd back 0  
Reserved  
Output Control overrides OE# pin  
Output Control overrides OE# pin  
Reserved  
Type  
R
R
0
1
Default  
Latch  
Latch  
1
3
See PLL Operating Mode  
3
Readback Table  
Bit 6  
Bit 5  
Bit 4  
Bit 3  
Bit 2  
Bit 1  
Bit 0  
61/62  
58/59  
DIF_17_En  
DIF_16_En  
RW  
RW  
Hi-Z  
Hi-Z  
Enable  
Enable  
1
1
0
Reserved  
Frequency Select Readback  
0
133MHz  
100MHz  
2
100M_133#  
R
Latch  
SMBusTable: Output Control Register  
Byte 1  
Bit 7  
Pin #  
34/35  
31/32  
28/29  
25/26  
Name  
Control Function  
Output Control overrides OE# pin  
Output Control overrides OE# pin  
Output Control overrides OE# pin  
Output Control overrides OE# pin  
Reserved  
Output Control overrides OE# pin  
Output Control overrides OE# pin  
Output Control overrides OE# pin  
Type  
RW  
RW  
RW  
RW  
0
1
Default  
DIF_7_En  
DIF_6_En  
DIF_5_En  
DIF_4_En  
1
1
1
1
1
1
1
1
Bit 6  
Bit 5  
Bit 4  
Bit 3  
Bit 2  
Bit 1  
Bit 0  
Hi-Z  
Enable  
22/23  
20/21  
17/18  
DIF_2_En  
DIF_1_En  
DIF_0_En  
RW  
RW  
RW  
Hi-Z  
Enable  
SMBusTable: Output Control Register  
Byte 2  
Bit 7  
Pin #  
56/57  
Name  
DIF_15_En  
Control Function  
Output Control overrides OE# pin  
Reserved  
Output Control overrides OE# pin  
Output Control overrides OE# pin  
Output Control overrides OE# pin  
Output Control overrides OE# pin  
Reserved  
Type  
RW  
0
Hi-Z  
1
Default  
Enable  
1
1
1
1
1
1
1
1
Bit 6  
Bit 5  
Bit 4  
Bit 3  
Bit 2  
Bit 1  
Bit 0  
53/54  
49/50  
46/47  
43/44  
DIF_13_En  
DIF_12_En  
DIF_11_En  
DIF_10_En  
RW  
RW  
RW  
RW  
Hi-Z  
Enable  
37/38  
DIF_8_En  
Output Control overrides OE# pin  
RW  
Hi-Z  
Enable  
SMBusTable: Output Enable Pin Status Readback Register  
Byte 3  
Bit 7  
Pin #  
51  
48  
45  
Name  
Control Function  
Type  
R
R
0
1
Default  
Real time  
Real time  
Real time  
0
Real time  
Real time  
Real time  
Real time  
OE_RB12  
OE_RB11  
OE_RB10  
Real Time readback of OE#12  
Real Time readback of OE#11  
Real Time readback of OE#10  
Reserved  
Real Time readback of OE#8  
Real Time readback of OE#7  
Real Time readback of OE#6  
Real Time readback of OE#5  
OE# pin Low OE# Pin High  
Bit 6  
Bit 5  
Bit 4  
Bit 3  
Bit 2  
Bit 1  
Bit 0  
R
39  
36  
33  
30  
OE_RB8  
OE_RB7  
OE_RB6  
OE_RB5  
R
R
R
R
OE# pin Low OE# Pin High  
SMBusTable: Reserved Register  
Byte 4  
Bit 7  
Bit 6  
Bit 5  
Bit 4  
Bit 3  
Bit 2  
Bit 1  
Bit 0  
Pin #  
Name  
Control Function  
Reserved  
Type  
0
1
Default  
0
0
0
0
0
0
0
0
Reserved  
Reserved  
Reserved  
Reserved  
Reserved  
Reserved  
Reserved  
IDT® 15-Output Differential Zbuffer for PCIe Gen2/3 and QPI  
1629C - 12/15/11  
11  
9ZX21501B  
15-Output Differential Zbuffer for PCIe Gen2/3 and QPI  
SMBusTable: Vendor & Revision ID Register  
Byte 5  
Bit 7  
Pin #  
Name  
RID3  
RID2  
RID1  
RID0  
VID3  
VID2  
VID1  
VID0  
Control Function  
Type  
R
R
R
R
R
R
R
R
0
1
Default  
-
X
X
X
X
0
0
0
1
B rev = 0001  
C rev = 0010  
-
-
-
-
-
-
-
Bit 6  
Bit 5  
Bit 4  
Bit 3  
Bit 2  
Bit 1  
Bit 0  
REVISION ID  
-
-
-
-
-
-
-
-
VENDOR ID  
SMBusTable: DEVICE ID  
Byte 6  
Bit 7  
Pin #  
-
Name  
Control Function  
Type  
R
R
R
R
R
R
R
R
0
1
Default  
Device ID 7 (MSB)  
1
1
0
1
1
0
1
1
-
-
-
-
-
-
-
Device ID 6  
Device ID 5  
Device ID 4  
Device ID 3  
Device ID 2  
Device ID 1  
Device ID 0  
Bit 6  
Bit 5  
Bit 4  
Bit 3  
Bit 2  
Bit 1  
Bit 0  
Device ID is 219 decimal or  
DB hex.  
SMBusTable: Byte Count Register  
Byte 7  
Bit 7  
Pin #  
Name  
Control Function  
Reserved  
Type  
0
1
Default  
0
0
0
0
1
0
0
0
Reserved  
Reserved  
Bit 6  
Bit 5  
Bit 4  
Bit 3  
Bit 2  
Bit 1  
Bit 0  
-
BC4  
BC3  
BC2  
BC1  
BC0  
RW  
RW  
RW  
RW  
RW  
Default value is 8 hex, so 9  
bytes (0 to 8) will be read back  
by default.  
-
-
-
-
Writing to this register configures how  
many bytes will be read back.  
SMBusTable: Reserved Register  
Byte 8  
Bit 7  
Bit 6  
Bit 5  
Bit 4  
Bit 3  
Bit 2  
Bit 1  
Bit 0  
Pin #  
Name  
Control Function  
Reserved  
Type  
0
1
Default  
0
0
0
0
0
0
0
0
Reserved  
Reserved  
Reserved  
Reserved  
Reserved  
Reserved  
Reserved  
IDT® 15-Output Differential Zbuffer for PCIe Gen2/3 and QPI  
1629C - 12/15/11  
12  
9ZX21501B  
15-Output Differential Zbuffer for PCIe Gen2/3 and QPI  
DIF Reference Clock  
Common Recommendations for Differential Routing  
L1 length, route as non-coupled 50ohm trace  
L2 length, route as non-coupled 50ohm trace  
L3 length, route as non-coupled 50ohm trace  
Dimension or Value  
0.5 max  
0.2 max  
0.2 max  
33  
Unit Figure  
inch  
inch  
inch  
ohm  
ohm  
1
1
1
1
1
Rs  
Rt  
49.9  
Down Device Differential Routing  
L4 length, route as coupled microstrip 100ohm differential trace 2 min to 16 max  
inch  
inch  
1
1
L4 length, route as coupled stripline 100ohm differential trace  
1.8 min to 14.4 max  
Differential Routing to PCI Express Connector  
L4 length, route as coupled microstrip 100ohm differential trace 0.25 to 14 max  
inch  
inch  
2
2
L4 length, route as coupled stripline 100ohm differential trace  
0.225 min to 12.6 max  
Figure 1: Down Device Routing  
L2  
L1  
Rs  
Rs  
L4  
L4'  
L2'  
L1'  
Rt  
Rt  
HCSL Output Buffer  
PCI Express  
Down Device  
REF_CLK Input  
L3' L3  
Figure 2: PCI Express Connector Routing  
L2  
L1  
Rs  
L4  
L4'  
L2'  
L1'  
Rs  
Rt  
Rt  
HCSL Output Buffer  
PCI Express  
Add-in Board  
REF_CLK Input  
L3' L3  
IDT® 15-Output Differential Zbuffer for PCIe Gen2/3 and QPI  
1629C - 12/15/11  
13  
9ZX21501B  
15-Output Differential Zbuffer for PCIe Gen2/3 and QPI  
Alternative Termination for LVDS and other Common Differential Signals (figure 3)  
Vdiff  
0.45v  
0.58  
0.80  
0.60  
Vp-p  
0.22v  
0.28  
0.40  
0.3  
Vcm  
1.08  
0.6  
0.6  
1.2  
R1  
33  
33  
33  
33  
R2  
R3  
R4  
Note  
150  
78.7  
78.7  
174  
100  
137  
none  
140  
100  
100  
100  
100  
ICS874003i-02 input compatible  
Standard LVDS  
R1a = R1b = R1  
R2a = R2b = R2  
Figure 3  
L2  
L1  
R3  
R4  
R1a  
L4  
L4'  
L2'  
L1'  
R1b  
R2a  
R2b  
HCSL Output Buffer  
Down Device  
REF_CLK Input  
L3'  
L3  
Cable Connected AC Coupled Application (figure 4)  
Component  
Value  
Note  
R5a, R5b  
R6a, R6b  
Cc  
8.2K 5%  
1K 5%  
0.1 µF  
Vcm  
0.350 volts  
Figure 4  
3.3 Volts  
R5a  
R5b  
Cc  
L4  
L4'  
Cc  
R6a  
R6b  
PCIe Device  
REF_CLK Input  
IDT® 15-Output Differential Zbuffer for PCIe Gen2/3 and QPI  
1629C - 12/15/11  
14  
9ZX21501B  
15-Output Differential Zbuffer for PCIe Gen2/3 and QPI  
(Ref. )  
Seating Plane  
(ND - 1)x  
e
&
NE  
ND  
(Ref. )  
Even  
A1  
Index Area  
N
L
A3  
E2  
N
e
(Typ.)  
2
If N &  
NE  
D
Anvil  
Singulation  
are Even  
1
2
1
(N - 1)x  
e
E
OR  
E
(Ref. )  
E2  
2
Sawn  
Singulation  
Top View  
D
b
e
Thermal  
Base  
(Ref.)  
D2  
A
N &  
NE  
Odd  
D
2
D2  
Chamfer 4x  
0.6 x 0.6 max  
OPTIONAL  
C
C
0.08  
THERMALLY ENHANCED, VERY THIN, FINE PITCH  
QUAD FLAT / NO LEAD PLASTIC PACKAGE  
DIMENSIONS  
DIMENSIONS (mm)  
SYMBOL  
MIN.  
0.8  
0
0.25 Reference  
0.18 0.3  
0.50 BASIC  
9.00 x 9.00  
6.00  
MAX.  
1.0  
0.05  
SYMBOL  
64L  
A
A1  
A3  
N
ND  
64  
16  
16  
NE  
b
e
D x E BASIC  
D2 MIN. / MAX.  
E2 MIN. / MAX.  
L MIN. / MAX.  
6.25  
6.25  
0.50  
6.00  
0.30  
Ordering Information  
Part / Order Number Shipping Package  
Package  
64-pin MLF  
64-pin MLF  
Temperature  
0 to +70°C  
0 to +70°C  
9ZX21501BKLF  
9ZX21501BKLFT  
Trays  
Tape and Reel  
"LF" designates PB-free configuration, RoHS compliant.  
"B" is the device revision designator (will not correlate with the datasheet revision).  
IDT® 15-Output Differential Zbuffer for PCIe Gen2/3 and QPI  
1629C - 12/15/11  
15  
9ZX21501B  
15-Output Differential Zbuffer for PCIe Gen2/3 and QPI  
Revision History  
Rev.  
Issue Date  
Who Description  
Page #  
0.1  
2/17/2010  
RDW Initial Release  
-
1. Updated pin 6 name to VDDR to indicate that this pin should be decoupled as analog pin  
2. Added missing pin 37 to the pin description table on page 4 of DS  
0.2  
0.3  
5/5/2010  
8/2/2010  
RDW  
1, 4  
1. Correction to Key Specifications Bullets  
2. Updated electrical tables to new 9ZX2 standard, added termination table and figure  
3. Added Note about Smbus addresses to page 10, changed ICS to IDT  
4. Updated REVISION ID to indicate Rev B and Rev C.  
5. Corrected minor typos.  
1-3, 5-  
11,13  
RDW  
6. Added additive phase jitter table for bypass mode.  
A
B
8/5/2010  
12/8/2011  
RDW Move to final.  
RDW 1. Updated tDSPO_BYP parameter from +/-350 to +/-250ps  
1. Lowered IDD3.3OP from MAX 500mA/TYP 407mA to MAX 425mA/ TYP 390mA  
7
8
C
12/15/2011 RDW  
2. Lowered IDD3.3PDZ from MAX36mA/TYP 12mA to MAX 15mA/ TYP 5mA  
Innovate with IDT and accelerate your future networks. Contact:  
www.IDT.com  
For Sales  
For Tech Support  
800-345-7015  
408-284-6578  
408-284-8200  
pcclockhelp@idt.com  
Fax: 408-284-2775  
Corporate Headquarters  
Asia Pacific and Japan  
Europe  
Integrated Device Technology, Inc.  
6024 Silver Creek Valley Road  
San Jose, CA 95138  
IDT Singapore Pte. Ltd.  
1 Kallang Sector #07-01/06  
KolamAyer Industrial Park  
Singapore 349276  
IDT Europe Limited  
321 Kingston Road  
Leatherhead, Surrey  
KT22 7TU  
United States  
800 345 7015  
+408 284 8200 (outside U.S.)  
Phone: 65-6-744-3356  
Fax: 65-6-744-1764  
England  
Phone: 44-1372-363339  
Fax: 44-1372-378851  
© 2010 Integrated Device Technology, Inc. All rights reserved. Product specifications subject to change without notice. IDT, ICS, and the IDT logo are trademarks  
of Integrated Device Technology, Inc. Accelerated Thinking is a service mark of Integrated Device Technology, Inc. All other brands, product names and marks  
are or may be trademarks or registered trademarks used to identify products or services of their respective owners.  
Printed in USA  
16  
厂商 型号 描述 页数 下载

IDT

 		9ZX21201 12 ，输出差分Z缓冲的第二代PCIe / 3和QPI[ 12-OUTPUT DIFFERENTIAL Z-BUFFER FOR PCIE GEN2/3 AND QPI ] 16 页

IDT

 		9ZX21201AKLF 12 ，输出差分Z缓冲的第二代PCIe / 3和QPI[ 12-OUTPUT DIFFERENTIAL Z-BUFFER FOR PCIE GEN2/3 AND QPI ] 16 页

IDT

 		9ZX21201AKLFT 12 ，输出差分Z缓冲的第二代PCIe / 3和QPI[ 12-OUTPUT DIFFERENTIAL Z-BUFFER FOR PCIE GEN2/3 AND QPI ] 16 页

IDT

 		9ZX21201BKLF 12 ，输出差分Z缓冲的第二代PCIe / 3和QPI[ 12-OUTPUT DIFFERENTIAL Z-BUFFER FOR PCIE GEN2/3 AND QPI ] 16 页

IDT

 		9ZX21201BKLFT 12 ，输出差分Z缓冲的第二代PCIe / 3和QPI[ 12-OUTPUT DIFFERENTIAL Z-BUFFER FOR PCIE GEN2/3 AND QPI ] 16 页

IDT

 		9ZX21501B 15输出差分Zbuffer的第二代PCIe / 3和QPI[ 15-Output Differential Zbuffer for PCIe Gen2/3 and QPI ] 16 页

IDT

 		9ZX21501BKLFT 15输出差分Zbuffer的第二代PCIe / 3和QPI[ 15-Output Differential Zbuffer for PCIe Gen2/3 and QPI ] 16 页

IDT

 		9ZX21901B 19 ，输出差分Zbuffer的第二代PCIe / 3和QPI[ 19-Output Differential Zbuffer for PCIe Gen2/3 and QPI ] 16 页

IDT

 		9ZX21901BKLF 19 ，输出差分Zbuffer的第二代PCIe / 3和QPI[ 19-Output Differential Zbuffer for PCIe Gen2/3 and QPI ] 16 页

IDT

 		9ZX21901BKLFT 19 ，输出差分Zbuffer的第二代PCIe / 3和QPI[ 19-Output Differential Zbuffer for PCIe Gen2/3 and QPI ] 16 页

购物指南

支付方式

配送服务

售后服务

发票须知

优惠券使用规则

特色服务

PCBA制造

国产品牌推荐

国产料号替代

质量保证

技术资料

行业资讯

关于我们

关于壹壹捌

联系我们

联系我们

服务热线：400-618-9990

企业邮箱：sales@ic118.com

服务时间：周一至周六 8:30-17:30

壹壹捌官方微信号

PDF索引：

A

B

C

D

E

F

G

H

I

J

K

L

M

N

O

P

Q

R

S

T

U

V

W

X

Y

Z

0

1

2

3

4

5

6

7

8

9

IC型号索引：

A

B

C

D

E

F

G

H

I

J

K

L

M

N

O

P

Q

R

S

T

U

V

W

X

Y

Z

0

1

2

3

4

5

6

7

8

9

Copyright 2024 gkzhan.com Al Rights Reserved 京ICP备06008810号-21 京

深圳网络警察报警平台
公共信息安全网络监察
经营性网站备案信息
不良信息举报中心
工商网监电子标识
全国公安机关备案
0.225484s