WT7502
Rev. 1.01
GENERAL DESCRIPTION
The WT7502 provides protection circuits, power good output (PGO), fault protection latch (FPOB),
and a protection detector function (PSONB) control. It can minimize external components of switching
power supply systems in personal computer.
The Over / Under Voltage Detector (OVD / UVD) monitors V33, V5 and VCC input voltage level.
When OVD or UVD detect the fault voltage level, the FPOB is latched HIGH and PGO go low. When
PGI detect the fault voltage level, the FPOB would be kept LOW and PGO go low. The latch can be
reset by PSONB go HIGH. There is 3.5 ms delay time for PSONB turn off FPOB.
When PGI and OVD and UVD detect the right voltage level, the power good output (PGO) will be
issue.
FEATURES
•
•
•
•
•
•
•
•
•
The Over / Under Voltage Detector (OVD / UVD) monitors V33, V5 and VCC input voltage.
Both of the power good output (PGO) and fault protection latch (FPOB) are Open Drain Output.
75 ms time delay for UVD.
300 ms time delay for PGO.
38 ms for PSONB input signal De–bounce.
73 us for PGI / UVD internal signal De–glitches.
55 us for OVD internal signal De–glitches.
3.5 ms time delay for PSONB turn-off FPOB.
The UVD would been disabled when PGI < 1.2V.
PIN ASSIGNMENT AND PACKAGE TYPE
WT7502
PGI
1
2
3
4
8
7
6
5
PGO
VCC
V5
GND
FPOB
PSONB
V33
ORDERING INFORMATION
PACKAGE
8–Pin Plastic DIP
WT7502–N084
8–Pin Plastic SOP
WT7502–S084
CHIP
WT7502-HXXX
Lead–Free(Pb)
WT7502–N084 Pb
WT7502–S084 Pb
※ The Top-Side Marking would be added a dot(●)in the right side for lead-free package.
Weltrend Semiconductor, Inc.
Page 2